AFE58JD18

現行

具有 140-mW/通道功率、0.75-nV/√Hz 雜訊的 16 通道超音波類比前端

產品詳細資料

Device type Receiver Number of input channels 16 Active supply current (typ) (mA) 274 Supply voltage (max) (V) 3.6 Operating temperature range (°C) -40 to 85 Interface type JESD204B, LVDS Features Analog Front End (AFE) Rating Catalog
Device type Receiver Number of input channels 16 Active supply current (typ) (mA) 274 Supply voltage (max) (V) 3.6 Operating temperature range (°C) -40 to 85 Interface type JESD204B, LVDS Features Analog Front End (AFE) Rating Catalog
NFBGA (ZBV) 289 225 mm² 15 x 15
  • 16-Channel, Complete Analog Front-End (AFE):
    • LNA, VCAT, PGA, LPF, ADC, and CW Mixer
  • LNA with Programmable Gain:
    • Gain: 24 dB, 18 dB, and 12 dB
    • Linear Input Range:
      0.25 VPP, 0.5 VPP, and 1 VPP
    • Input-Referred Noise:
      0.63 nV/√Hz, 0.7 nV/√Hz, and 0.9 nV/√Hz
    • Programmable Active Termination
  • Voltage-Controlled Attenuator (VCAT): 40 dB
  • Programmable Gain Amplifier (PGA):
    24 dB and 30 dB
  • Total Signal Chain Gain: 54 dB (max)
  • 3rd-Order, Linear-Phase LPF:
    • 10 MHz, 15 MHz, 20 MHz, 30 MHz, 35 MHz,
      and 50 MHz
  • Analog-to-Digital Converter (ADC):
    • 14-Bit ADC: 75-dBFS SNR at 65 MSPS
    • 12-Bit ADC: 72-dBFS SNR at 80 MSPS
  • LVDS Interface Maximum Speed of 1 Gbps
  • Noise and Power Optimizations (Full-Channel):
    • 140 mW/Ch at 0.75 nV/√Hz, 65 MSPS
    • 91.5 mW/Ch at 1.1 nV/√Hz, 40 MSPS
    • 80 mW/Ch at CW Mode
  • Excellent Device-to-Device Gain Matching:
    • ±0.5 dB (typical) and ±1.1 dB (max)
  • Low Harmonic Distortion
  • Fast and Consistent Overload Recovery
  • Passive Mixer for CWD:
    • Low Close-In Phase Noise:
      –156 dBc/Hz at 1 kHz Off 2.5-MHz Carrier
    • Phase Resolution: λ / 16
    • Supports 16X, 8X, 4X, and 1X CW Clocks
    • CWD High-Pass Filter Rejects Undesired Low-
      Frequency Signals < 1 kHz
  • Digital Features:
    • Digital I/Q Demodulator after ADC:
      • Fractional Decimation Filter M = 1 to
        63 with 0.25X Increment Step
      • Data Throughput Reduction After
        Decimation
      • On-Chip RAM with 32 Preset Profiles
  • 5-Gbps JESD Interface:
    • JESD204B Subclass 0, 1, and 2
    • 2, 4, or 8 Channels per JESD Lane
  • Small Package: 15-mm × 15-mm NFBGA-289
  • 16-Channel, Complete Analog Front-End (AFE):
    • LNA, VCAT, PGA, LPF, ADC, and CW Mixer
  • LNA with Programmable Gain:
    • Gain: 24 dB, 18 dB, and 12 dB
    • Linear Input Range:
      0.25 VPP, 0.5 VPP, and 1 VPP
    • Input-Referred Noise:
      0.63 nV/√Hz, 0.7 nV/√Hz, and 0.9 nV/√Hz
    • Programmable Active Termination
  • Voltage-Controlled Attenuator (VCAT): 40 dB
  • Programmable Gain Amplifier (PGA):
    24 dB and 30 dB
  • Total Signal Chain Gain: 54 dB (max)
  • 3rd-Order, Linear-Phase LPF:
    • 10 MHz, 15 MHz, 20 MHz, 30 MHz, 35 MHz,
      and 50 MHz
  • Analog-to-Digital Converter (ADC):
    • 14-Bit ADC: 75-dBFS SNR at 65 MSPS
    • 12-Bit ADC: 72-dBFS SNR at 80 MSPS
  • LVDS Interface Maximum Speed of 1 Gbps
  • Noise and Power Optimizations (Full-Channel):
    • 140 mW/Ch at 0.75 nV/√Hz, 65 MSPS
    • 91.5 mW/Ch at 1.1 nV/√Hz, 40 MSPS
    • 80 mW/Ch at CW Mode
  • Excellent Device-to-Device Gain Matching:
    • ±0.5 dB (typical) and ±1.1 dB (max)
  • Low Harmonic Distortion
  • Fast and Consistent Overload Recovery
  • Passive Mixer for CWD:
    • Low Close-In Phase Noise:
      –156 dBc/Hz at 1 kHz Off 2.5-MHz Carrier
    • Phase Resolution: λ / 16
    • Supports 16X, 8X, 4X, and 1X CW Clocks
    • CWD High-Pass Filter Rejects Undesired Low-
      Frequency Signals < 1 kHz
  • Digital Features:
    • Digital I/Q Demodulator after ADC:
      • Fractional Decimation Filter M = 1 to
        63 with 0.25X Increment Step
      • Data Throughput Reduction After
        Decimation
      • On-Chip RAM with 32 Preset Profiles
  • 5-Gbps JESD Interface:
    • JESD204B Subclass 0, 1, and 2
    • 2, 4, or 8 Channels per JESD Lane
  • Small Package: 15-mm × 15-mm NFBGA-289

The AFE58JD18 is a highly-integrated, analog front-end (AFE) solutions specifically designed for ultrasound systems where high performance and small size are required.

To request a full datasheet or other design resources: request AFE58JD18

The AFE58JD18 has a total of 16 channels, with each channel consisting of a voltage-controlled amplifier (VCA), a simultaneous sampling 14-bit and 12-bit analog-to-digital converter (ADC), and a continuous wave (CW) mixer. The VCA includes a low-noise amplifier (LNA), a voltage-controlled attenuator (VCAT), a programmable gain amplifier (PGA), and a low-pass filter (LPF). LNA gain is programmable and supports 250-mVPP to 1-VPP input signals and programmable active termination. The ultra-low noise VCAT provides an attenuation control range of 40 dB and improves overall low-gain SNR, which benefits harmonic and near-field imaging. The PGA provides gain options of 24 dB and 30 dB. In front of the ADC, an LPF can be configured at 10 MHz, 15 MHz, 20 MHz, 30 MHz, 35 MHz, or 50 MHz to support ultrasound applications with different frequencies.

The AFE58JD18 also integrates a low-power passive mixer and a low-noise summing amplifier to create an on-chip CWD beamformer. 16 selectable phase delays can be applied to each analog input signal. Furthermore, a unique third- and fifth-order harmonic suppression filter is implemented to enhance CW sensitivity

The high-performance, 14-bit ADC achieves 75-dBFS SNR. This ADC ensures excellent SNR at low-chain gain. The device can operate at maximum speeds of 65 MSPS and 80 MSPS, providing a 14-bit and a 12-bit output, respectively.

The ADC low-voltage differential signaling (LVDS) outputs enable a flexible system integration that is desirable for miniaturized systems.

The AFE58JD18 additionally includes an optional digital demodulator and JESD204B data packing blocks after the 12- or 14-bit ADC. The digital in-phase and quadrature (I/Q) demodulator with programmable fractional decimation filters accelerates computationally-intensive algorithms at low power. A JESD204B interface that runs up to 5 Gbps further reduces the circuit board routing challenges in high-channel count systems.

The AFE58JD18 also allows various power and noise combinations to be selected to optimize system performance. Therefore, the AFE58JD18 is a suitable ultrasound AFE solution for both high-end and portable systems.

The AFE58JD18 is available in a 15-mm × 15-mm NFBGA-289 package (ZBV package, S-PBGA-N289) and is specified for operation from –40°C to 85°C. The device pinout is also similar to the AFE5816 device family.

The AFE58JD18 is a highly-integrated, analog front-end (AFE) solutions specifically designed for ultrasound systems where high performance and small size are required.

To request a full datasheet or other design resources: request AFE58JD18

The AFE58JD18 has a total of 16 channels, with each channel consisting of a voltage-controlled amplifier (VCA), a simultaneous sampling 14-bit and 12-bit analog-to-digital converter (ADC), and a continuous wave (CW) mixer. The VCA includes a low-noise amplifier (LNA), a voltage-controlled attenuator (VCAT), a programmable gain amplifier (PGA), and a low-pass filter (LPF). LNA gain is programmable and supports 250-mVPP to 1-VPP input signals and programmable active termination. The ultra-low noise VCAT provides an attenuation control range of 40 dB and improves overall low-gain SNR, which benefits harmonic and near-field imaging. The PGA provides gain options of 24 dB and 30 dB. In front of the ADC, an LPF can be configured at 10 MHz, 15 MHz, 20 MHz, 30 MHz, 35 MHz, or 50 MHz to support ultrasound applications with different frequencies.

The AFE58JD18 also integrates a low-power passive mixer and a low-noise summing amplifier to create an on-chip CWD beamformer. 16 selectable phase delays can be applied to each analog input signal. Furthermore, a unique third- and fifth-order harmonic suppression filter is implemented to enhance CW sensitivity

The high-performance, 14-bit ADC achieves 75-dBFS SNR. This ADC ensures excellent SNR at low-chain gain. The device can operate at maximum speeds of 65 MSPS and 80 MSPS, providing a 14-bit and a 12-bit output, respectively.

The ADC low-voltage differential signaling (LVDS) outputs enable a flexible system integration that is desirable for miniaturized systems.

The AFE58JD18 additionally includes an optional digital demodulator and JESD204B data packing blocks after the 12- or 14-bit ADC. The digital in-phase and quadrature (I/Q) demodulator with programmable fractional decimation filters accelerates computationally-intensive algorithms at low power. A JESD204B interface that runs up to 5 Gbps further reduces the circuit board routing challenges in high-channel count systems.

The AFE58JD18 also allows various power and noise combinations to be selected to optimize system performance. Therefore, the AFE58JD18 is a suitable ultrasound AFE solution for both high-end and portable systems.

The AFE58JD18 is available in a 15-mm × 15-mm NFBGA-289 package (ZBV package, S-PBGA-N289) and is specified for operation from –40°C to 85°C. The device pinout is also similar to the AFE5816 device family.

下載 觀看有字幕稿的影片 影片
索取更多資訊

在 NDA 下提供完整的產品規格表和其他設計資源。立即索取

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
類型 標題 日期
* Data sheet AFE58JD18 16-Channel, Ultrasound AFE with 14-Bit, 65-MSPS or 12-Bit, 80-MSPS ADC, Passive CW Mixer, I/Q Demodulator, and LVDS, JESD204B Outputs datasheet (Rev. A) PDF | HTML 2016年 5月 27日
White paper Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500 (Rev. A) PDF | HTML 2024年 4月 30日
Application note Understanding CW Mode for Ultrasound AFE Devices 2017年 7月 17日
Application note Time Gain Control (Compensation) in Ultrasound Applications 2016年 12月 2日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

AFE58JD18EVM — AFE58JD18 評估模組

<p>AFE58JD18 評估模組 (EVM) 是高度整合類比前端 (AFE) 解決方案,專為需要高效能和小尺寸的超音波系統所設計。AFE58JD18EVM 整合了完整的時間增益控制 (TGC) 影像路徑和連續波都卜勒 (CWD) 路徑。使用者也可以選擇不同的功率/雜訊組合來最佳化系統性能。因此,AFE58JD18EVM 不僅是適合高階系統的超音波 AFE 解決方案,也是適合可攜式系統的超音波 AFE 解決方案。</p>

使用指南: PDF
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
NFBGA (ZBV) 289 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片