首頁 時鐘與計時 時鐘緩衝器
首頁
時鐘與計時
時鐘緩衝器

SN74SSTVF16859

現行

具有 SSTL_2 輸入和輸出的 500-MHz、13 位元至 26 位元暫存緩衝器

立即訂購
產品規格表

SN74SSTVF16859

現行
產品規格表 立即訂購

產品詳細資料

Function Memory interface Output frequency (max) (MHz) 500 Number of outputs 26 Output supply voltage (V) 2.5 Core supply voltage (V) 2.5 Features DDR register Operating temperature range (°C) 0 to 70 Rating Military Output type SSTL-18 Input type SSTL-18
Function Memory interface Output frequency (max) (MHz) 500 Number of outputs 26 Output supply voltage (V) 2.5 Core supply voltage (V) 2.5 Features DDR register Operating temperature range (°C) 0 to 70 Rating Military Output type SSTL-18 Input type SSTL-18
TSSOP (DGG) 64 137.7 mm² 17 x 8.1 VQFNP (RGQ) 56 64 mm² 8 x 8
  • Member of the Texas Instruments Widebus™ Family
  • Operates at 2.3 V to 2.7 V for PC1600, PC2100, and PC2700
  • Operates at 2.5 V to 2.7 V for PC3200 (QFN Package)
  • Pinout and Functionality Compatible With JEDEC Standard SSTV16859
  • 600 ps Faster (Simultaneous Switching) Than the JEDEC Standard SSTV16859 in PC2700 DIMM Applications
  • 1-to-2 Outputs to Support Stacked DDR DIMMs
  • Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated Line
  • Outputs Meet SSTL_2 Class I Specifications
  • Supports SSTL_2 Data Inputs
  • Differential Clock (CLK and CLK\) Inputs
  • Supports LVCMOS Switching Levels on the RESET\ Input
  • RESET\ Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
  • Pinout Optimizes DIMM PCB Layout
  • Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

Widebus is a trademark of Texas Instruments.
  • Member of the Texas Instruments Widebus™ Family
  • Operates at 2.3 V to 2.7 V for PC1600, PC2100, and PC2700
  • Operates at 2.5 V to 2.7 V for PC3200 (QFN Package)
  • Pinout and Functionality Compatible With JEDEC Standard SSTV16859
  • 600 ps Faster (Simultaneous Switching) Than the JEDEC Standard SSTV16859 in PC2700 DIMM Applications
  • 1-to-2 Outputs to Support Stacked DDR DIMMs
  • Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated Line
  • Outputs Meet SSTL_2 Class I Specifications
  • Supports SSTL_2 Data Inputs
  • Differential Clock (CLK and CLK\) Inputs
  • Supports LVCMOS Switching Levels on the RESET\ Input
  • RESET\ Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
  • Pinout Optimizes DIMM PCB Layout
  • Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

Widebus is a trademark of Texas Instruments.

This 13-bit to 26-bit registered buffer is designed for 2.3-V to 2.7-V VCC operation.

All inputs are SSTL_2, except the LVCMOS reset (RESET)\ input. All outputs are edge-controlled LVCMOS circuits optimized for unterminated DIMM loads.

The SN74SSTVF16859 operates from a differential clock (CLK and CLK\). Data are registered at the crossing of CLK going high and CLK\ going low.

The device supports low-power standby operation. When RESET\ is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET\ is low, all registers are reset and all outputs are forced low. The LVCMOS RESET\ input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET\ must be held in the low state during power up.

This 13-bit to 26-bit registered buffer is designed for 2.3-V to 2.7-V VCC operation.

All inputs are SSTL_2, except the LVCMOS reset (RESET)\ input. All outputs are edge-controlled LVCMOS circuits optimized for unterminated DIMM loads.

The SN74SSTVF16859 operates from a differential clock (CLK and CLK\). Data are registered at the crossing of CLK going high and CLK\ going low.

The device supports low-power standby operation. When RESET\ is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET\ is low, all registers are reset and all outputs are forced low. The LVCMOS RESET\ input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET\ must be held in the low state during power up.
filter 尋找其它 時鐘緩衝器
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 12
類型 標題 日期
* Data sheet SN74SSTVF16859 datasheet (Rev. B) 2004年 1月 30日
Selection guide Logic Guide (Rev. AB) 2017年 6月 12日
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
User guide LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
Application note 56-Pin Quad Flatpack No-Lead Logic Package 2003年 2月 7日
Application note Application of the SN74SSTVF16857 in Planar PC2700 (DDR-333) RDIMMs 2003年 1月 10日
Application note TI IBIS File Creation, Validation, and Distribution Processes 2002年 8月 29日
More literature DIMM Module Solution 2002年 6月 13日
More literature Standard Linear & Logic for PCs, Servers & Motherboards 2002年 6月 13日
Application note Application of the SN74SSTV32852 in Stacked, Low-Profile (1U) PC-1600/2100 DIMMs 2001年 11月 7日
Application note Low-Power Support Using Texas Instruments SN74SSTV16857 and SN74SSTV16859 2001年 2月 9日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

HSPICE Model of SN74SSTVF16859 (Rev. A)

SCEJ145A.ZIP (48 KB) - HSpice Model
下載
模擬型號

SN74SSTVF16859DGG IBIS Model

SCEM341.ZIP (18 KB) - IBIS Model
下載
模擬型號

SN74SSTVF16859RGQ IBIS Model

SCEM342.ZIP (18 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (DGG) 64 Ultra Librarian
VQFNP (RGQ) 56 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片