產品詳細資料

Rating Catalog Operating temperature range (°C) 0 to 70
Rating Catalog Operating temperature range (°C) 0 to 70
TQFP (PAG) 64 144 mm² 12 x 12
  • High-Quality Audio Performance:
    102-dB Analog-to-Digital Converter (ADC)/105-dB
    Digital-to-Analog Converter (DAC) (Typical) DNR
  • Two Differential Stereo Analog Inputs Multiplexed to
    One Stereo Input ADC
  • One Differential Stereo Output DAC
  • Two Serial Audio Inputs (Four Channels) and
    Two Serial Audio Outputs (Four Channels)
  • 135-MHz Maximum Speed, >2812 Total Processing Cycles
    Per Sample at 48 kHz (2000 Available for Application Code)
  • 512×Fs XTAL Input in Master Mode,
    512×Fs MCLK_IN in Slave Mode
  • 48-kHz Sample Rate in Clock Master Mode
  • 44.1-kHz or 48-kHz Sample Rate in Clock Slave Mode
  • 48-Bit Data Path and 28-Bit Coefficients
  • 768 Words of 48-Bit Data Memory
  • 1022 Words of 28-Bit Coefficient Memory
  • 3K Words of 55-Bit Program RAM
  • Hardware Single-Cycle Multiplier (28×48)
  • 5.88K Words of 24-Bit Delay Memory (122.5 ms at 48 kHz)
  • Data Formats: Left Justified, Right Justified, and I2S
  • Two I2C Ports for Slave/Master Download
  • Single 3.3-V Power Supply
  • APPLICATIONS
    • MP3 Docking Systems
    • Digital Televisions
    • Mini-Component Audio

  • High-Quality Audio Performance:
    102-dB Analog-to-Digital Converter (ADC)/105-dB
    Digital-to-Analog Converter (DAC) (Typical) DNR
  • Two Differential Stereo Analog Inputs Multiplexed to
    One Stereo Input ADC
  • One Differential Stereo Output DAC
  • Two Serial Audio Inputs (Four Channels) and
    Two Serial Audio Outputs (Four Channels)
  • 135-MHz Maximum Speed, >2812 Total Processing Cycles
    Per Sample at 48 kHz (2000 Available for Application Code)
  • 512×Fs XTAL Input in Master Mode,
    512×Fs MCLK_IN in Slave Mode
  • 48-kHz Sample Rate in Clock Master Mode
  • 44.1-kHz or 48-kHz Sample Rate in Clock Slave Mode
  • 48-Bit Data Path and 28-Bit Coefficients
  • 768 Words of 48-Bit Data Memory
  • 1022 Words of 28-Bit Coefficient Memory
  • 3K Words of 55-Bit Program RAM
  • Hardware Single-Cycle Multiplier (28×48)
  • 5.88K Words of 24-Bit Delay Memory (122.5 ms at 48 kHz)
  • Data Formats: Left Justified, Right Justified, and I2S
  • Two I2C Ports for Slave/Master Download
  • Single 3.3-V Power Supply
  • APPLICATIONS
    • MP3 Docking Systems
    • Digital Televisions
    • Mini-Component Audio

The TAS3202 is an audio system-on-a-chip (SOC) designed for mini/micro systems, multimedia-speaker, and MP3 player docking systems. It includes analog interface functions: two multiplex (MUX) stereo inputs with one stereo analog-to-digital converter (ADC) and one stereo digital-to-analog converter (DAC) with analog outputs consisting of differential stereo line drivers. Four channels of serial digital audio processing are also provided. The TAS3202 has a programmable audio digital signal processor (DSP) that preserves high-quality audio by using a 48-bit data path, 28-bit filter coefficients, and a single-cycle 28×48-bit multiplier. The programmability feature allows users to customize features in the DSP RAM.

The TAS3202 is composed of eight functional blocks:

  1. Analog input/mux/stereo ADC
  2. Stereo DAC
  3. Analog reference system
  4. Power supply
  5. Clocks, digital PLL, and serial data interface
  6. I2C control interface
  7. 8051 microcontroller
  8. Audio DSP – digital audio processing

The TAS3202 is an audio system-on-a-chip (SOC) designed for mini/micro systems, multimedia-speaker, and MP3 player docking systems. It includes analog interface functions: two multiplex (MUX) stereo inputs with one stereo analog-to-digital converter (ADC) and one stereo digital-to-analog converter (DAC) with analog outputs consisting of differential stereo line drivers. Four channels of serial digital audio processing are also provided. The TAS3202 has a programmable audio digital signal processor (DSP) that preserves high-quality audio by using a 48-bit data path, 28-bit filter coefficients, and a single-cycle 28×48-bit multiplier. The programmability feature allows users to customize features in the DSP RAM.

The TAS3202 is composed of eight functional blocks:

  1. Analog input/mux/stereo ADC
  2. Stereo DAC
  3. Analog reference system
  4. Power supply
  5. Clocks, digital PLL, and serial data interface
  6. I2C control interface
  7. 8051 microcontroller
  8. Audio DSP – digital audio processing

下載 觀看有字幕稿的影片 影片
TI 不提供設計支援

此產品沒有 TI 針對新專案提供的持續設計支援,例如新內容或軟體更新。若有提供,您可在產品資料夾中找到相關資訊、軟體與工具。您也可以在 TI E2ETM 支援論壇中搜尋封存的資訊。

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
類型 標題 日期
* Data sheet TAS3202 Audio DSP With Analog Interface datasheet (Rev. B) 2011年 3月 17日
* Errata TAS3202 Data Sheet Errata 2010年 3月 18日
White paper Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500 (Rev. A) PDF | HTML 2024年 4月 30日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
TQFP (PAG) 64 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片