現在提供此產品的更新版本
功能相同,但引腳輸出與所比較的裝置不同
TLV320ADC3100
- Stereo Audio ADC:
- 92-dBA Signal-to-Noise Ratio
- Supports ADC Sample Rates From 8 kHz to 96 kHz
- Flexible Digital Filtering With Programmable Coefficients and Built-In Processing Blocks:
- Low-Latency IIR Filters for Voice
- Linear Phase FIR Filters for Audio
- Up to 5 Additional Programmable Bi-Quad Filters
- Programmable High-Pass Filter
- Four Audio Inputs With Configurable Automatic Gain Control (AGC):
- Programmable in Single-Ended or Fully Differential Configurations
- Optionally Tri-Stated for Easy Interoperability With Other Audio Devices
- Low Power Consumption and Extensive Modular Power Control:
- 6-mW Mono Record, 8-kHz
- 11-mW Stereo Record, 8-kHz
- 10-mW Mono Record, 48-kHz
- 17-mW Stereo Record, 48-kHz
- Programmable Microphone Bias
- Programmable PLL for Clock Generation
- I2C Control Bus
- Audio Serial Data Bus Supports I2S, Left- and Right-Justified, DSP, PCM, and TDM Modes
- Power Supplies:
- Analog: 2.7 V to 3.6 V
- Digital: Core: 1.65 V to 1.95 V,
I/O: 1.1 V–3.6 V
- Package: 4-mm × 4-mm, 24-Pin RGE (VQFN)
The TLV320ADC3100 is a low-power, stereo audio analog-to-digital converter (ADC) supporting sampling rates from 8 kHz to 96 kHz with an integrated programmable-gain amplifier (PGA) providing up to 40-dB analog gain or automatic gain control (AGC). Front-end input coarse attenuation of 0 dB, –6 dB, or off, is also provided. The inputs are programmable in a combination of single-ended or fully differential configurations. Extensive register-based power control is available via an I2C interface, enabling mono or stereo recording. The TLV320ADC3100 integrates programable channel gain, digital volume control, a phase-locked loop (PLL), programmable biquad filters, and low latency filter modes. Pre-programmed built-in processing blocks (PRBs) that can be chosen based on the specific application needs, allows optimization of performance and power. Low power consumption coupled with its flexibility make the TLV320ADC3100 ideal for battery-powered portable equipment. The TLV320ADC3100 is form-factor and software compatible with the TLV320ADC3101.
The AGC programs to a wide range of attack (7 ms to 1.4 s) and decay (50 ms to 22.4 s) times. A programmable noise-gate function is included to avoid noise pumping. Low-latency interrupt identification register (IIR) filters optimized for voice and telephony are available, as well as linear-phase finite impulse response (FIR) filters optimized for audio. Programmable IIR filters are also available and can be used for sound equalization, or to remove noise components. The audio serial bus can be programmed to support I2S, left-justified, right-justified, digital signal processor (DSP), pulse code modulation (PCM), and time-division multiplexing (TDM) modes. The audio bus can be operated in either master or slave mode.
A programmable integrated PLL is included for flexible clock generation and provides support for all standard audio rates from a wide range of available MCLKs, varying from 512 kHz to 50 MHz, including the most popular cases of 12-MHz, 13-MHz, 16-MHz, 19.2-MHz, and 19.68-MHz system clocks.
技術文件
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
TLV320ADC3101EVM-K — TLV320ADC3101 評估模組和 USB 主機板
The TLV320ADC3101EVM is in the Texas Instruments (TI) modular EVM form factor, which allows direct evaluation of the device performance and operating characteristics and eases software development and system prototyping. The TLV320ADC3101EVM-K is a complete evaluation/demonstration kit, which (...)
TLV320ADC31XX-DRIVERS — TLV320ADC31XX ADC 系列 Linux 驅動程式支援
Linux main line status
Available in Linux main line: Yes
Available (...)
SLAR163 — Audio CODEC/ADC PLL Calculator
支援產品和硬體
產品
音訊轉碼器
音訊 ADC
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
VQFN (RGE) | 24 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。