產品詳細資料

Configuration 4:1 Number of channels 2 Power supply voltage - single (V) 12, 16, 20, 36, 44 Power supply voltage - dual (V) +/-10, +/-15, +/-18, +/-22, +/-5 Protocols Analog Ron (typ) (Ω) 250 CON (typ) (pF) 20 ON-state leakage current (max) (µA) 0.025 Supply current (typ) (µA) 250 Bandwidth (MHz) 120 Operating temperature range (°C) -40 to 125 Features 1.8-V compatible control inputs, Break-before-make, Fail-safe logic, Overvoltage protection Input/output continuous current (max) (mA) 10 Rating Catalog Drain supply voltage (max) (V) 44 Supply voltage (max) (V) 44 Negative rail supply voltage (max) (V) -44
Configuration 4:1 Number of channels 2 Power supply voltage - single (V) 12, 16, 20, 36, 44 Power supply voltage - dual (V) +/-10, +/-15, +/-18, +/-22, +/-5 Protocols Analog Ron (typ) (Ω) 250 CON (typ) (pF) 20 ON-state leakage current (max) (µA) 0.025 Supply current (typ) (µA) 250 Bandwidth (MHz) 120 Operating temperature range (°C) -40 to 125 Features 1.8-V compatible control inputs, Break-before-make, Fail-safe logic, Overvoltage protection Input/output continuous current (max) (mA) 10 Rating Catalog Drain supply voltage (max) (V) 44 Supply voltage (max) (V) 44 Negative rail supply voltage (max) (V) -44
TSSOP (PW) 16 32 mm² 5 x 6.4 WQFN (RRP) 16 16 mm² 4 x 4
  • Wide supply range:
    • Dual supply: ±5 V to ±22 V
    • Single supply: 8 V to 44 V
  • Integrated fault protection:
    • Overvoltage protection, source to supplies or source to drain: ±85 V
    • Overvoltage protection: ±60 V
    • Powered-off protection: ±60 V
    • Non-fault channels continue to operate
    • Known state without logic inputs present
    • Output clamped to the supply in overvoltage condition
  • Latch-up immune
  • 1.8-V Logic capable
  • Fail-safe logic: up to 44 V independent of supply
  • Integrated pull-down resistor on logic pins
  • Break-before-make switching
  • Industry standard TSSOP and smaller WQFN packages
  • Wide supply range:
    • Dual supply: ±5 V to ±22 V
    • Single supply: 8 V to 44 V
  • Integrated fault protection:
    • Overvoltage protection, source to supplies or source to drain: ±85 V
    • Overvoltage protection: ±60 V
    • Powered-off protection: ±60 V
    • Non-fault channels continue to operate
    • Known state without logic inputs present
    • Output clamped to the supply in overvoltage condition
  • Latch-up immune
  • 1.8-V Logic capable
  • Fail-safe logic: up to 44 V independent of supply
  • Integrated pull-down resistor on logic pins
  • Break-before-make switching
  • Industry standard TSSOP and smaller WQFN packages

The TMUX7308F and TMUX7309F are modern complementary metal-oxide semiconductor (CMOS) analog multiplexers in 8:1 (single ended) and 4:1 (differential) configurations. The devices work well with dual supplies (±5 V to ±22 V), a single supply (8 V to 44 V), or asymmetric supplies (such as V DD = 12 V, V SS = –5 V). The overvoltage protection is available in powered and powered-off conditions, making the TMUX7308F and TMUX7309F devices suitable for applications where power supply sequencing cannot be precisely controlled.

The device blocks fault voltage up to +60 V or –60 V relative to ground in both powered and powered-off conditions. When no power supplies are present, the switch channels remain in the OFF state regardless of switch input conditions and logic control status. Under normal operation conditions, if the analog input signal level on any Sx pin exceeds the supply voltage (V DD or V SS) by a threshold voltage (V T), the channel turns OFF and the Sx pin becomes high impedance. When the fault channel is selected, the drain pin (D or Dx) is pulled to the supply (V DD or V SS) that was exceeded.

The low capacitance, low charge injection, and integrated fault protection enables the TMUX7308F and TMUX7309F devices to be used in front end data acquisition applications where high performance and high robustness are both critical. The devices are available in a standard TSSOP package and smaller WQFN package (ideal if PCB space is limited).

The TMUX7308F and TMUX7309F are modern complementary metal-oxide semiconductor (CMOS) analog multiplexers in 8:1 (single ended) and 4:1 (differential) configurations. The devices work well with dual supplies (±5 V to ±22 V), a single supply (8 V to 44 V), or asymmetric supplies (such as V DD = 12 V, V SS = –5 V). The overvoltage protection is available in powered and powered-off conditions, making the TMUX7308F and TMUX7309F devices suitable for applications where power supply sequencing cannot be precisely controlled.

The device blocks fault voltage up to +60 V or –60 V relative to ground in both powered and powered-off conditions. When no power supplies are present, the switch channels remain in the OFF state regardless of switch input conditions and logic control status. Under normal operation conditions, if the analog input signal level on any Sx pin exceeds the supply voltage (V DD or V SS) by a threshold voltage (V T), the channel turns OFF and the Sx pin becomes high impedance. When the fault channel is selected, the drain pin (D or Dx) is pulled to the supply (V DD or V SS) that was exceeded.

The low capacitance, low charge injection, and integrated fault protection enables the TMUX7308F and TMUX7309F devices to be used in front end data acquisition applications where high performance and high robustness are both critical. The devices are available in a standard TSSOP package and smaller WQFN package (ideal if PCB space is limited).

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 7
類型 標題 日期
* Data sheet TMUX730xF ±60-V Fault-Protected, 8:1 and Dual 4:1 Multiplexers with Latch-Up Immunity and 1.8-V Logic datasheet (Rev. C) PDF | HTML 2023年 7月 12日
EVM User's guide TMUX73XXF EVM User Guide PDF | HTML 2024年 11月 15日
Application brief How to Protect a Multi-Channel RTD System using Fault Protected Multiplexers (Rev. A) PDF | HTML 2024年 8月 8日
Application note Protecting and Maintaining Signal Integrity in PLC Systems (Rev. A) PDF | HTML 2024年 7月 22日
Application note How to Handle High Voltage Common Mode Applications using Multiplexers PDF | HTML 2022年 10月 3日
Product overview PLC Analog Input Front-End Architectures PDF | HTML 2022年 7月 31日
Application note Protection Against Overvoltage Events, Miswiring, and Common Mode Voltages PDF | HTML 2021年 10月 7日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TMUX-24PW-EVM — 適用於 16、20 和 24 針腳 PW 封裝的通用 TMUX 評估模組

TMUX-24PW-EVM 可對 TI 的 TMUX 產品系列進行快速原型設計和 DC 特性分析,這些產品使用 16、20 或 24 針腳 TSSOP 封裝 (PW),並且額定用於高電壓操作。

使用指南: PDF | HTML
TI.com 無法提供
開發板

TMUX73XXF-EVM — 適用於 PW 封裝的 TMUX73XXF 評估模組

本使用指南概述 TMUX73XXF 評估模組 (EVM) 及其適用應用。此電路板有助於對採用 TSSOP (PW) 封裝的德州儀器 TMUX73XXF 系列元件,快速進行原型設計和 DC 特性分析。此外,其也具備板載測試點,可提供測試各種訊號的彈性。

使用指南: PDF | HTML
TI.com 無法提供
介面轉接器

LEADED-ADAPTER1 — 適用於快速測試 TI 的 5、8、10、16 及 24 針腳引線封裝的表面貼裝至 DIP 接頭適配器

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

使用指南: PDF
TI.com 無法提供
介面轉接器

LEADLESS-ADAPTER1 — 用於測試 TI 的 6、8、10、12、14、16 和 20 針腳無引線封裝的表面貼裝至 DIP 接頭適配器

The EVM-LEADLESS1 board allows for quick testing and bread boarding of TI's common leadless packages.  The board has footprints to convert TI's DRC, DTP, DQE, RBW, RGY, RSE, RSV, RSW RTE, RTJ, RUK , RUC, RUG, RUM,RUT and YZP surface mount packages to 100mil DIP headers.
使用指南: PDF
TI.com 無法提供
模擬型號

TMUX7309F IBIS Model

SCDM282.ZIP (31 KB) - IBIS Model
模擬型號

TMUX7309F PSPICE Model

SCDM306.ZIP (49 KB) - PSpice Model
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 16 Ultra Librarian
WQFN (RRP) 16 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片