首頁 介面 二極體 ESD 防護二極體
首頁
介面
二極體
ESD 防護二極體

TPD2E009

現行

具 5-A 突波額定值的雙 0.7-pF、5.5-V、±8-kV ESD 防護二極體

立即訂購
產品規格表

TPD2E009

現行
產品規格表 立即訂購

產品詳細資料

Package name SOT-23, SOT-9X3 Peak pulse power (8/20 μs) (max) (W) 45 Vrwm (V) 5.5 Bi-/uni-directional Uni-Directional Number of channels 2 IO capacitance (typ) (pF) 0.7 IEC 61000-4-2 contact (±V) 8000 IEC 61000-4-5 (A) 5 Clamping voltage (V) 8 Dynamic resistance (typ) 1 Interface type LVDS, SATA/PCIe Breakdown voltage (min) (V) 7 IO leakage current (max) (nA) 100 Rating Catalog Operating temperature range (°C) -40 to 85
Package name SOT-23, SOT-9X3 Peak pulse power (8/20 μs) (max) (W) 45 Vrwm (V) 5.5 Bi-/uni-directional Uni-Directional Number of channels 2 IO capacitance (typ) (pF) 0.7 IEC 61000-4-2 contact (±V) 8000 IEC 61000-4-5 (A) 5 Clamping voltage (V) 8 Dynamic resistance (typ) 1 Interface type LVDS, SATA/PCIe Breakdown voltage (min) (V) 7 IO leakage current (max) (nA) 100 Rating Catalog Operating temperature range (°C) -40 to 85
SOT-23 (DBZ) 3 6.9204 mm² 2.92 x 2.37 SOT-9X3 (DRT) 3 1 mm² 1 x 1
  • Supports Data Rates up to 6 Gbps
  • IEC 61000-4-2 ESD Protection
    • ±8-kV Contact Discharge
    • ±8-kV Air-Gap Discharge
  • IEC 61000-4-5 Surge Protection
    • 5 A (8/20 µs)
  • Low Capacitance
    • DRT: 0.7-pF (Typ)
    • DBZ: 0.9-pF (Typ)
  • 0.05-pF Matching Capacitance Between the
    Differential Signal Pair
  • Dual-Matching TVS Diodes to Protect the
    Differential Data and Clock Lines of HDMI, LVDS,
    SATA, Ethernet, or USB Interfaces
  • Space-Saving DRT and DBZ Package Options
  • Flow-Through Pin Mapping for the High-Speed
    Lines Ensures Zero Additional Skew Due to Board
    Layout While Placing the ESD-Protection Chip
    Near the Connector
  • Supports Data Rates up to 6 Gbps
  • IEC 61000-4-2 ESD Protection
    • ±8-kV Contact Discharge
    • ±8-kV Air-Gap Discharge
  • IEC 61000-4-5 Surge Protection
    • 5 A (8/20 µs)
  • Low Capacitance
    • DRT: 0.7-pF (Typ)
    • DBZ: 0.9-pF (Typ)
  • 0.05-pF Matching Capacitance Between the
    Differential Signal Pair
  • Dual-Matching TVS Diodes to Protect the
    Differential Data and Clock Lines of HDMI, LVDS,
    SATA, Ethernet, or USB Interfaces
  • Space-Saving DRT and DBZ Package Options
  • Flow-Through Pin Mapping for the High-Speed
    Lines Ensures Zero Additional Skew Due to Board
    Layout While Placing the ESD-Protection Chip
    Near the Connector

The TPD2E009 device provides two ESD protection diodes with flow-through pin mapping for ease of board layout. This device has been designed to protect sensitive components which are connected to ultra high-speed data and transmission lines. The TPD2E009 offers transient voltage suppression for Level 4 of IEC 61000-4-2 Contact ESD protection. TVS protection up to a 5-A (8/20 µs) peak pulse-current rating per the IEC 61000-4-5 (lightning) specification is also provided.

The monolithic silicon technology allows matching between the differential signal pairs. The less than 0.05-pF differential capacitance ensures that the differential signal distortion due to added ESD circuit protection remains minimal. The low capacitance
(0.7-pF) is suitable for high-speed data rates up to
6 Gbps.

The TPD2E009 TVS diode is offered in a DRT (1 mm × 0.8 mm) package for space-saving portable applications. The industry standard DBZ (2.92 mm × 1.3 mm) package offers additional flexibility in the board layout for the system designer.

Typical applications for the TPD2E009 line of ESD protection products are: HDMI, USB, eSATA, and ethernet interfaces in notebooks, DVD and media players, set-top boxes, and portable computers.

The TPD2E009 device provides two ESD protection diodes with flow-through pin mapping for ease of board layout. This device has been designed to protect sensitive components which are connected to ultra high-speed data and transmission lines. The TPD2E009 offers transient voltage suppression for Level 4 of IEC 61000-4-2 Contact ESD protection. TVS protection up to a 5-A (8/20 µs) peak pulse-current rating per the IEC 61000-4-5 (lightning) specification is also provided.

The monolithic silicon technology allows matching between the differential signal pairs. The less than 0.05-pF differential capacitance ensures that the differential signal distortion due to added ESD circuit protection remains minimal. The low capacitance
(0.7-pF) is suitable for high-speed data rates up to
6 Gbps.

The TPD2E009 TVS diode is offered in a DRT (1 mm × 0.8 mm) package for space-saving portable applications. The industry standard DBZ (2.92 mm × 1.3 mm) package offers additional flexibility in the board layout for the system designer.

Typical applications for the TPD2E009 line of ESD protection products are: HDMI, USB, eSATA, and ethernet interfaces in notebooks, DVD and media players, set-top boxes, and portable computers.
filter 尋找其它 ESD 防護二極體
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 11
類型 標題 日期
* Data sheet TPD2E009 2-Channel ESD Solution for High-Speed (6-Gbps) Differential Interface datasheet (Rev. B) PDF | HTML 2015年 8月 18日
Application note ESD and Surge Protection for USB Interfaces (Rev. B) PDF | HTML 2024年 1月 11日
Application brief ESD Protection for HDMI Applications (Rev. A) PDF | HTML 2023年 11月 1日
User guide Reading and Understanding an ESD Protection Data Sheet (Rev. A) PDF | HTML 2023年 9月 19日
Selection guide System-Level ESD Protection Guide (Rev. D) 2022年 9月 7日
Application note ESD Packaging and Layout Guide (Rev. B) PDF | HTML 2022年 8月 18日
Application note ESD Protection Layout Guide (Rev. A) PDF | HTML 2022年 4月 7日
User guide Generic ESD Evaluation Module User's Guide (Rev. A) PDF | HTML 2021年 9月 27日
Selection guide ESD by Interface Selection Guide (Rev. A) 2017年 6月 26日
White paper Designing USB for short-to-battery tolerance in automotive environments 2016年 2月 10日
Analog Design Journal Design Considerations for System-Level ESD Circuit Protection 2012年 9月 25日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ESDEVM — ESD 評估模組

靜電敏感裝置 (ESD) 評估模組 (EVM) 是我們大多數 ESD 產品組合的開發平台。此電路板配備所有傳統 ESD 元件封裝，可測試任意數量的裝置。裝置可以焊接到其相應的元件封裝上，然後進行測試。對於一般高速 ESD 二極體，會實作阻抗控制的配置以取得 S 參數並取消內嵌電路板軌跡。對於非高速 ESD 二極體，其元件封裝會包含連接至測試點的軌跡，讓您輕鬆執行 DC 測試，例如崩潰電壓、保持電壓、洩漏等。電路板配置也可以透過將訊號針腳短路到訊號所在的任何地方，讓任何裝置針腳都能輕鬆地連接到電源 (VCC) 或接地。
使用指南: PDF | HTML
TI.com 無法提供
模擬型號

TPD2E009 IBIS Model

SLVMAR7.ZIP (2 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
參考設計

TIDA-050014 — Power DUO 汲極 200W USB-C PD 參考設計

The Power DUO Sink 200W USB-C PD Reference Design is a complete USB PD Sink reference design that allows users to select their USB PD sink voltage.
Design guide: PDF
電路圖: PDF
參考設計

TIDA-00399 — SSD 電力傳輸參考設計

The TIDA-00399 design implements a complete power delivery solution for an SSD in the M.2 form factor. The TPS22954 load switch is used to limit inrush current and eliminate the need for a separate supervisor circuit on the system input. This design is tested and includes GUI, demo, and User's (...)
Design guide: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOT-23 (DBZ) 3 Ultra Librarian
SOT-9X3 (DRT) 3 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片