Produktdetails

Supply voltage (min) (V) 4.5 Supply voltage (max) (V) 5.5 Number of channels 9 IOL (max) (mA) 48 IOH (max) (mA) -24 Input type TTL Output type TTL Features High speed (tpd 10-50ns) Technology family BCT Rating Catalog Operating temperature range (°C) 0 to 70
Supply voltage (min) (V) 4.5 Supply voltage (max) (V) 5.5 Number of channels 9 IOL (max) (mA) 48 IOH (max) (mA) -24 Input type TTL Output type TTL Features High speed (tpd 10-50ns) Technology family BCT Rating Catalog Operating temperature range (°C) 0 to 70
SOIC (DW) 24 159.65 mm² 15.5 x 10.3
  • BiCMOS Process With TTL Inputs and Outputs
  • State-of-the-Art BiCMOS Design Significantly Reduces Standby Current
  • Flow-Through Pinout (All Inputs on Opposite Side From Outputs)
  • Functionally Equivalent to AMD Am29854
  • High-Speed Bus Transceiver With Parity Generator/Checker
  • Parity-Error Flag With Open-Collector Output
  • Latch for Storage of the Parity-Error Flag
  • Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)
  • BiCMOS Process With TTL Inputs and Outputs
  • State-of-the-Art BiCMOS Design Significantly Reduces Standby Current
  • Flow-Through Pinout (All Inputs on Opposite Side From Outputs)
  • Functionally Equivalent to AMD Am29854
  • High-Speed Bus Transceiver With Parity Generator/Checker
  • Parity-Error Flag With Open-Collector Output
  • Latch for Storage of the Parity-Error Flag
  • Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)

The SN74BCT29854 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the parity-error () output will indicate whether or not an error in the B data has occurred. The output-enable (, ) inputs can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector parity-error () flag. can be either passed, sampled, stored, or cleared from the latch using the latch-enable () and clear () control inputs. When both and are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition which gives the designer more system diagnostic capability. The SN74BCT29854 provides inverting logic.

The SN74BCT29854 is characterized for operation from 0°C to 70°C.

 

The SN74BCT29854 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the parity-error () output will indicate whether or not an error in the B data has occurred. The output-enable (, ) inputs can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector parity-error () flag. can be either passed, sampled, stored, or cleared from the latch using the latch-enable () and clear () control inputs. When both and are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition which gives the designer more system diagnostic capability. The SN74BCT29854 provides inverting logic.

The SN74BCT29854 is characterized for operation from 0°C to 70°C.

 

Herunterladen

Ähnliche Produkte, die für Sie interessant sein könnten

Selbe Funktionalität wie der verglichene Baustein bei gleicher Anschlussbelegung
SN74AHCT16245 AKTIV Bustransceiver, 16 Bit, mit Tri-State-Ausgängen Larger voltage range (2V to 5.5V)
Ähnliche Funktionalität wie verglichener Baustein
SN74AHCT245 AKTIV Achtfache Bustransceiver mit Tri-State-Ausgängen Voltage range (4.5V to 5.5V), average drive strength (8mA), average propagation delay (9ns)

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 1
Typ Titel Datum
* Data sheet 8-Bit To 9-Bit Parity Bus Transceiver datasheet 01 Nov 1993

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​