Inicio Microcontroladores (MCU) y procesadores Procesadores digitales de señales (DSP)
Inicio
Microcontroladores (MCU) y procesadores
Procesadores digitales de señales (DSP)

TMS320C6670

ACTIVO

DSP de punto fijo y flotante de 4 núcleos para comunicaciones y telecomunicaciones

Haga su pedido ahora
Hoja de datos
Errata

TMS320C6670

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

DSP type 4 C66x DSP (max) (MHz) 1000, 1200 CPU 32-/64-bit Operating system DSP/BIOS Ethernet MAC 10/100/1000 PCIe 2 PCIe Gen2 Rating Catalog Operating temperature range (°C) -40 to 100
DSP type 4 C66x DSP (max) (MHz) 1000, 1200 CPU 32-/64-bit Operating system DSP/BIOS Ethernet MAC 10/100/1000 PCIe 2 PCIe Gen2 Rating Catalog Operating temperature range (°C) -40 to 100
FCBGA (CYP) 841 576 mm² 24 x 24
  • Four TMS320C66x DSP Core Subsystems at 1.00 GHz and 1.2GHz
    • 153.6 GMAC/76.8 GFLOP @ 1.2GHz
    • 32KB L1P, 32KB L1D, 1024KB L2 Per Core
    • 2MB Shared L2
  • Multicore Navigator and TeraNet Switch Fabric - 2 Tb
  • Network Coprocessors- Packet Accelerator, Security Accelerator
  • Four Lanes of SRIO 2.1 - 5 Gbaud Per Lane Full Duplex
  • Two Lanes PCIe Gen2 - 5 Gbaud Per Lane Full Duplex
  • HyperLink - 50Gbaud Operation, Full Duplex
  • Ethernet MAC Subsystem - Two SGMII Ports w/ 10/100/1000 Mbps operation
  • 64-Bit DDR3 Interface (DDR3-1600) - 8 GByte Addressable Memory Space
  • Six Lane SerDes-Based Antenna Interface (AIF2) - Operating at up to 6.144 Gbps
  • Hardware Coprocessors
    • -Enhanced Coprocessor for Turbo Encoding
      -Three Enhanced Coprocessors for Turbo Decoding
      -Four Viterbi Decoders
      -Three Fast Fourier Transform Coprocessors
      -Bit Rate CoProcessor
      -Two Receiver Accelerators for WCDMA
      -Transmitt Accelerator for WCDMA
  • Four Rake Search Accelerators for Chip Rate Processing and Reed-Muller Decoding
  • I2C Interface, 16 GPIO Pins, SPI Interface
  • Eight 64-Bit Timers, Three On-Chip PLLs
  • Four TMS320C66x DSP Core Subsystems at 1.00 GHz and 1.2GHz
    • 153.6 GMAC/76.8 GFLOP @ 1.2GHz
    • 32KB L1P, 32KB L1D, 1024KB L2 Per Core
    • 2MB Shared L2
  • Multicore Navigator and TeraNet Switch Fabric - 2 Tb
  • Network Coprocessors- Packet Accelerator, Security Accelerator
  • Four Lanes of SRIO 2.1 - 5 Gbaud Per Lane Full Duplex
  • Two Lanes PCIe Gen2 - 5 Gbaud Per Lane Full Duplex
  • HyperLink - 50Gbaud Operation, Full Duplex
  • Ethernet MAC Subsystem - Two SGMII Ports w/ 10/100/1000 Mbps operation
  • 64-Bit DDR3 Interface (DDR3-1600) - 8 GByte Addressable Memory Space
  • Six Lane SerDes-Based Antenna Interface (AIF2) - Operating at up to 6.144 Gbps
  • Hardware Coprocessors
    • -Enhanced Coprocessor for Turbo Encoding
      -Three Enhanced Coprocessors for Turbo Decoding
      -Four Viterbi Decoders
      -Three Fast Fourier Transform Coprocessors
      -Bit Rate CoProcessor
      -Two Receiver Accelerators for WCDMA
      -Transmitt Accelerator for WCDMA
  • Four Rake Search Accelerators for Chip Rate Processing and Reed-Muller Decoding
  • I2C Interface, 16 GPIO Pins, SPI Interface
  • Eight 64-Bit Timers, Three On-Chip PLLs

The TMS320C6670 Multicore Fixed and Floating Point System on Chip is a member of the C66xx SoC family based on TI's new KeyStone Multicore SoC Architecture designed specifically for high performance applications such as software defined radio, emerging broadband and other communications segments. Integrated with four C66x CorePac DSPs, each core runs at 1.0 to 1.20 GHz enabling up to 4.8 GHz. Hardware acceleration provides a highly integrated, power efficient and easy to use platform for implementing a combination of multi-band, multi-standard waveforms, including proprietary air-interfaces. The C6670 platform is power efficient and easy to use. The C66x CorePac DSP is fully backward compatible with all existing C6000 family of fixed and floating point DSPs.

The TMS320C6670 Multicore Fixed and Floating Point System on Chip is a member of the C66xx SoC family based on TI's new KeyStone Multicore SoC Architecture designed specifically for high performance applications such as software defined radio, emerging broadband and other communications segments. Integrated with four C66x CorePac DSPs, each core runs at 1.0 to 1.20 GHz enabling up to 4.8 GHz. Hardware acceleration provides a highly integrated, power efficient and easy to use platform for implementing a combination of multi-band, multi-standard waveforms, including proprietary air-interfaces. The C6670 platform is power efficient and easy to use. The C66x CorePac DSP is fully backward compatible with all existing C6000 family of fixed and floating point DSPs.

filter Buscar otro/a Procesadores digitales de señales (DSP)
Descargar Ver vídeo con transcripción Video
Support through a third party

This product does not have ongoing direct design support from TI. For support while working through your design, you may contact one of the following third parties: D3 Engineering, elnfochips, Ittiam Systems, Path Partner Technology, or Z3 Technologies.

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 68
Tipo Título Fecha
* Data sheet TMS320C6670 Multicore Fixed and Floating-Point System-on-Chip datasheet (Rev. D) 07 mar 2012
* Errata TMS320C6670 Multicore Fixed and Floating-Point SoC Errata (Revision 1.0, 2.0) (Rev. F) 15 may 2014
Application note DDR3 Design Requirements for KeyStone Devices (Rev. D) PDF | HTML 07 jul 2022
Application note Keystone Error Detection and Correction EDC ECC (Rev. A) 25 jun 2021
Application note How to Migrate CCS 3.x Projects to the Latest CCS (Rev. A) PDF | HTML 19 may 2021
User guide SYS/BIOS (TI-RTOS Kernel) User's Guide (Rev. V) 01 jun 2020
Application note Keystone Bootloader Resources and FAQ 29 may 2019
Application note Keystone Multicore Device Family Schematic Checklist PDF | HTML 17 may 2019
Application note Hardware Design Guide for KeyStone Devices (Rev. D) 21 mar 2019
Application note Thermal Design Guide for DSP and Arm Application Processors (Rev. B) 14 ago 2017
User guide Phase-Locked Loop (PLL) for KeyStone Devices User's Guide (Rev. I) 26 jul 2017
Application note KeyStone I DDR3 Initialization (Rev. E) 28 oct 2016
Application note Keystone NDK FAQ 03 oct 2016
White paper A Diverse High Performance Platform for Advanced Driver Assistance System 28 sep 2016
Application note SERDES Link Commissioning on KeyStone I and II Devices 13 abr 2016
White paper Multicore SoCs stay a step ahead of SoC FPGAs 23 feb 2016
User guide Enhanced Direct memory Access 3 (EDMA3) for KeyStone Devices User's Guide (Rev. B) 06 may 2015
User guide Bit Rate Coprocessor (BCP) for KeyStone Devices User's Guide (Rev. A) 27 abr 2015
User guide Multicore Navigator (CPPI) for KeyStone Architecture User's Guide (Rev. H) PDF | HTML 09 abr 2015
User guide Antenna Interface 2 (AIF2) for KeyStone I Devices User's Guide (Rev. E) 06 feb 2015
User guide DDR3 Memory Controller for KeyStone I Devices User's Guide (Rev. E) 20 ene 2015
Application note TI Keystone DSP Hyperlink SerDes IBIS-AMI Models 09 oct 2014
Application note TI Keystone DSP PCIe SerDes IBIS-AMI Models 09 oct 2014
User guide Power Sleep Controller (PSC) for KeyStone Devices User's Guide (Rev. C) 04 sep 2014
User guide Serial RapidIO (SRIO) for KeyStone Devices User's Guide (Rev. C) 03 sep 2014
More literature KeyStone Lab Manual - Training 05 jun 2014
User guide System Analyzer User's Guide (Rev. F) 18 nov 2013
User guide PCI Express (PCIe) for KeyStone Devices User's Guide (Rev. D) 30 sep 2013
User guide DSP Bootloader for KeyStone Architecture User's Guide (Rev. C) 15 jul 2013
White paper Accelerating high-performance computing development with Desktop Linux SDK 08 jul 2013
User guide Gigabit Ethernet Switch Subsystem for KeyStone Devices User's Guide (Rev. D) 03 jul 2013
User guide C66x CorePac User's Guide (Rev. C) 28 jun 2013
User guide Memory Protection Unit (MPU) for KeyStone Devices User's Guide (Rev. A) 28 jun 2013
User guide HyperLink for KeyStone Devices User's Guide (Rev. C) 28 may 2013
User guide Security Accelerator (SA) for KeyStone Devices User's Guide (Rev. B) 05 feb 2013
Application note SerDes Implementation Guidelines for KeyStone I Devices 31 oct 2012
Application note Multicore Programming Guide (Rev. B) 29 ago 2012
User guide TMS320C6000 Assembly Language Tools v 7.4 User's Guide (Rev. W) 21 ago 2012
User guide TMS320C6000 Optimizing Compiler v 7.4 User's Guide (Rev. U) 21 ago 2012
User guide Packet Accelerator (PA) for KeyStone Devices User's Guide (Rev. A) 11 jul 2012
User guide Semaphore2 Hardware Module for KeyStone Devices User's Guide (Rev. A) 24 abr 2012
User guide Serial Peripheral Interface (SPI) for KeyStone Devices User’s Guide (Rev. A) 30 mar 2012
User guide Chip Interrupt Controller (CIC) for KeyStone Devices User's Guide (Rev. A) 27 mar 2012
User guide 64-Bit Timer (Timer64) for KeyStone Devices User's Guide (Rev. A) 22 mar 2012
White paper Maximizing Multicore Efficiency with Navigator Runtime 23 feb 2012
User guide Fast Fourier Transform Coprocessor (FFTC) for KeyStone Devices User's Guide (Rev. C) 20 dic 2011
Application note PCIe Use Cases for KeyStone Devices 13 dic 2011
User guide Multicore Shared Memory Controller (MSMC) for KeyStone Devices User's Guide (Rev. A) 15 oct 2011
Application note Introduction to TMS320C6000 DSP Optimization 06 oct 2011
User guide Debug and Trace for KeyStone I Devices User's Guide (Rev. A) 22 sep 2011
User guide Inter-Integrated Circuit (I2C) for KeyStone Devices User's Guide 02 sep 2011
White paper KeyStone Multicore SoC Tool Suite: one platform for all needs 17 jun 2011
User guide Viterbi-Decoder Coprocessor 2 (VCP2) for KeyStone Devices User's Guide (Rev. A) 10 jun 2011
Product overview TMS320C6670 Breakthrough Performance for Process-Intensive Applications (Rev. B) 09 jun 2011
Application note TMS320C66x DSP Generation of Devices (Rev. A) 25 abr 2011
Application note Tuning VCP2 and TCP2 Bit Error Rate Performance 11 feb 2011
White paper KeyStone Memory Architecture White Paper (Rev. A) 21 dic 2010
User guide Turbo Decoder Coprocessor 3 (TCP3D) for KeyStone Devices User's Guide 18 nov 2010
User guide C66x CPU and Instruction Set Reference Guide 09 nov 2010
User guide C66x DSP Cache User's Guide 09 nov 2010
Application note Clocking Design Guide for KeyStone Devices 09 nov 2010
Application note Connecting AIF to FFTC Guide for KeyStone Devices 09 nov 2010
User guide General-Purpose Input/Output (GPIO) forKeyStone Devices User's Guide 09 nov 2010
Application note Migrating From AIF1 to AIF2 for KeyStone Devices 09 nov 2010
Application note Optimizing Loops on the C66x DSP 09 nov 2010
User guide Turbo Encoder Coprocessor 3 (TCP3E) for KeyStone Devices User's Guide 09 nov 2010
User guide Universal Asynchronous Receiver/Transmitter (UART) for KeyStone Devices UG 09 nov 2010
User guide Network Coprocessor for KeyStone Devices User's Guide 02 nov 2010

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Tarjeta secundaria

SHELD-3P-DSP-SOMS — Placas DSP-FPGA Sheldon

Sheldon Instruments designs and manufactures DSP based, COTS data acquisition and control hardware for PCIe/PCI, PCI104e/PCI104, XMC/PMC, and CompactPCI systems, along with drivers and real time development software for a variety of applications and markets.

Learn more about Sheldon Instruments at (...)
Desde: Sheldon Instruments, Inc.
View Options
Sonda de depuración

TMDSEMU200-U — Sonda de depuración XDS200 USB

El XDS200 es una sonda de depuración (emulador) que se utiliza para depurar dispositivos integrados de TI. El XDS200 presenta un equilibrio de bajo costo con buen rendimiento en comparación con el XDS110 de bajo costo y el XDS560v2 de alto rendimiento. Es compatible con una amplia (...)

No disponible en TI.com
Sonda de depuración

TMDSEMU560V2STM-U — Sonda de depuración USB de seguimiento del sistema XDS560v2

The XDS560v2 is the highest performance of the XDS560™ family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7).  Note that it does not support serial wire debug (SWD).

All XDS debug probes support Core and System Trace in all ARM and DSP processors (...)

No disponible en TI.com
Sonda de depuración

TMDSEMU560V2STM-UE — Sonda de depuración USB y ethernet de seguimiento del sistema XDS560v2

The XDS560v2 is the highest performance of the XDS560™ family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7). Note that it does not support serial wire debug (SWD).

All XDS debug probes support Core and System Trace in all ARM and DSP processors (...)

No disponible en TI.com
Kit de desarrollo

TMDSEVM6678 — Módulos de evaluación TMS320C6678

TMS320C6678 Lite Evaluation Modules

The TMS320C6678 Lite Evaluation Modules (EVM), are easy-to-use, cost-efficient development tools that help developers quickly get started with designs using the C6678 or C6674 or C6672 multicore DSP. The EVMs include an on-board, single C6678 processor with robust (...)

View Options
Adaptador de interfaz

HL5CABLE — Cable de hipervínculo

A ½ meter long high speed cable to allow interfacing 2 EVMs via their high performance Hyperlink interfaces. EVMs supported are TMDSEVM6670L, TMDSEVM6678L, TMDSEVM6670LE, TMDSEVM6678LE, TMDSEVM6614LXE and TMDSEVM6618LXE.
No disponible en TI.com
Adaptador de interfaz

TMDXEVMPCI — Tarjeta adaptadora AMC a PCIe

This is a passive adapter card that allows select TI EVMs with a AMC header to be converted to a PCIe x4 lane edge connector so it can be inserted into a desktop PC or any where a PCIe header is utilized. The selected TI EVM must support native PCIe on the DSP. This card is a adapter and requires (...)
No disponible en TI.com
Kit de desarrollo de software (SDK)

BIOSMCSDK-C66X — SYS/BIOS MCSDK for C66x

NOTE: K2x, C665x and C667x devices are now actively maintained on the Processor-SDK release stream. See links above.

Our Multicore Software Development Kits (MCSDK) provide highly-optimized bundles of foundational, platform-specific drivers to enable development on selected TI ARM and DSP devices. (...)

Productos y hardware compatibles

Productos y hardware compatibles

Productos
Procesadores digitales de señales (DSP)
TMS320C6457 — Procesador de señal digital de infraestructura de comunicaciones TMS320C6657 — DSP de punto fijo y flotante C66x de hasta 1.25 GHz, doble núcleo, alto rendimiento y 2 UART TMS320C6670 — DSP de punto fijo y flotante de 4 núcleos para comunicaciones y telecomunicaciones TMS320C6678 — DSP de punto fijo y flotante C66x de hasta 1.25 GHz, 8 núcleos y alto rendimiento
Opciones de descarga
Kit de desarrollo de software (SDK)

LINUXMCSDK — Linux MCSDK for C66x, C647x and C645x

NOTE: K2x, C665x and C667x devices are now actively maintained on the Processor-SDK release stream. See links above.

Our Multicore Software Development Kits (MCSDK) provide highly-optimized bundles of foundational, platform-specific drivers to enable development on selected TI ARM and DSP devices. (...)

Productos y hardware compatibles

Productos y hardware compatibles

Productos
Procesadores digitales de señales (DSP)
TMS320C6455 — Procesador de señal digital (DSP) de punto fijo C64x+ de hasta 1.2 GHz, interfaz de memoria externa TMS320C6457 — Procesador de señal digital de infraestructura de comunicaciones TMS320C6472 — Procesador de señal digital de punto fijo TMS320C6474 — Procesador de señal digital multinúcleo TMS320C6670 — DSP de punto fijo y flotante de 4 núcleos para comunicaciones y telecomunicaciones TMS320C6678 — DSP de punto fijo y flotante C66x de hasta 1.25 GHz, 8 núcleos y alto rendimiento
Desarrollo de hardware
Placa de evaluación
TMDSDSK6455 — Kit básico TMS320C6455 DSP (DSK)
Opciones de descarga
Controlador o biblioteca

FFTLIB — Biblioteca FFT para dispositivos de punto flotante

The Texas Instruments FFT library is an optimized floating-point math function library for computing the discrete Fourier transform (DFT).
View Options
Controlador o biblioteca

MATHLIB — Biblioteca matemática DSP para dispositivos de punto flotante

The Texas Instruments math library is an optimized floating-point math function library for C programmers using TI floating point devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed is critical. By using these routines instead (...)
View Options
Controlador o biblioteca

SPRC264 — TMS320C5000/6000 Biblioteca de imágenes (IMGLIB)

C5000/6000 Image Processing Library (IMGLIB) is an optimized image/video processing function library for C programmers. It includes C-callable general-purpose image/video processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)
Guía del usuario: PDF
View Options
Controlador o biblioteca

SPRC265 — TMS320C6000 Biblioteca DSP (DSPLIB)

TMS320C6000 Digital Signal Processor Library (DSPLIB) is a platform-optimized DSP function library for C programmers. It includes C-callable, general-purpose signal-processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)
Guía del usuario: PDF
View Options
Controlador o biblioteca

TELECOMLIB — Bibliotecas de telecomunicaciones y medios: FAXLIB, VoLIB y AEC/AER para procesadores TMS320C64x+ y

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)
View Options
IDE, configuración, compilador o depurador

CCSTUDIO — Code Composer Studio™ integrated development environment (IDE)

Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It comprises a suite of tools used to develop and debug embedded applications.  Code Composer Studio is available for download across Windows®, Linux® and macOS® desktops. It can also (...)

Productos y hardware compatibles

Productos y hardware compatibles

Este recurso de diseño es compatible con la mayoría de los productos de estas categorías.

Revise la página de detalles del producto para verificar la compatibilidad.
Iniciar Opciones de descarga
Códec de software

C66XCODECS — CÓDECS (video, voz) para dispositivos basados en C66x

TI codecs are free, come with production licensing and are available for download now. All are production-tested for easy integration into video and voice applications. In many cases, the C64x+ codecs are provided and validated for C66x platforms. Datasheets and Release Notes are on the download (...)
View Options
Códec de software

VOCAL-3P-DSPVOIPCODECS — Códecs de tecnologías vocales DSP VoIP

With over 25 years of assembly and C code development, VOCAL modular software suite is available for a wide variety of TI DSPs. Products include ATAs, VoIP servers and gateways, HPNA-based IPBXs, video surveillance, voice and video conferencing, voice and data RF devices, RoIP gateways, secure (...)
Desde: VOCAL Technologies, Ltd.
Visitar el sitio del socio
Modelo de simulación

C6670 Power Consumption Model

SPRM546.ZIP (56 KB) - Power Model
Descargar
Modelo de simulación

KeyStone I SerDes IBIS AMI Models

SPRM742.ZIP (969314 KB) - IBIS Model
lock = Requiere aprobación de exportación (1 minuto)
lock Descargar
Modelo de simulación

TMS320C6670 CYP BSDL Model (Silicon Revision 1.0) (Rev. A)

SPRM531A.ZIP (22 KB) - BSDL Model
Descargar
Modelo de simulación

TMS320C6670 CYP BSDL Model (Silicon Revision 2.0)

SPRM566.ZIP (22 KB) - BSDL Model
Descargar
Modelo de simulación

TMS320C6670 CYP IBIS Model (Rev. C)

SPRM533C.ZIP (2049 KB) - IBIS Model
Descargar
Modelo de simulación

TMS320C6670 Thermal Model

SPRR181.ZIP (3 KB) - Thermal Model
Descargar
Diseños de referencia

TIDEP0011 — Solución de potencia para núcleo C667x AVS DSP (CVDD) con escala de tensión dinámica

This reference design aims to supply the AVS core supply (CVDD) in the Keystone Multicore DSPs, mainly the C66x series. The C66x series uses SmartReflex technology to enable the DSP to control its supply voltage. In order to meet this requirement, this design combines a Synchronous Buck Converter (...)
Test report: PDF
Esquema: PDF
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
FCBGA (CYP) 841 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos