데이터 시트
74ACT11074
- Inputs Are TTL-Voltage Compatible
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPICTM (Enhanced-Performance Implanted CMOS) 1-
m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (N)
EPIC is a trademark of Texas Instruments Incorporated.
This device contains two independent positive-edge-triggered
D-type flip-flops. A low level at the preset () or clear (
) input sets or resets the outputs
regardless of the levels of the other inputs. When
and
are inactive (high), data at the
data (D) input meeting the setup-time requirements are transferred to
the outputs on the low-to-high transition of the clock (CLK) pulse.
Clock triggering occurs at a voltage level and is not directly
related to the rise time of the clock pulse. Following the hold time
interval, data at the D input may be changed without affecting the
levels at the outputs.
The 74ACT11074 is characterized for operation from -40°C to 85°C.
기술 자료
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
1개 모두 보기 주문 및 품질
포함된 정보:
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
포함된 정보:
- 팹 위치
- 조립 위치