제품 상세 정보

Sample rate (max) (Msps) 80 Resolution (Bits) 14 Number of input channels 2 Interface type Serial LVDS Analog input BW (MHz) 1000 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 800 Architecture Pipeline SNR (dB) 74.2 ENOB (Bits) 12 SFDR (dB) 90 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 80 Resolution (Bits) 14 Number of input channels 2 Interface type Serial LVDS Analog input BW (MHz) 1000 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 800 Architecture Pipeline SNR (dB) 74.2 ENOB (Bits) 12 SFDR (dB) 90 Operating temperature range (°C) -40 to 85 Input buffer No
WQFN (NKA) 60 81 mm² 9 x 9
  • Clock Duty Cycle Stabilizer
  • Single +3.0V or 3.3V Supply Operation
  • Serial LVDS Outputs
  • Serial Control Interface
  • Overrange Outputs
  • 60-Pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch)

Key Specifications

  • Resolution: 14 Bits
  • Conversion Rate: 80 MSPS
  • SNR: (fIN = 170 MHz) 72 dBFS (typ)
  • SFDR: (fIN = 170 MHz) 82 dBFS (typ)
  • Full Power Bandwidth: 1 GHz (typ)
  • Power Consumption: 800 mW (typ)

All trademarks are the property of their respective owners.

  • Clock Duty Cycle Stabilizer
  • Single +3.0V or 3.3V Supply Operation
  • Serial LVDS Outputs
  • Serial Control Interface
  • Overrange Outputs
  • 60-Pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch)

Key Specifications

  • Resolution: 14 Bits
  • Conversion Rate: 80 MSPS
  • SNR: (fIN = 170 MHz) 72 dBFS (typ)
  • SFDR: (fIN = 170 MHz) 82 dBFS (typ)
  • Full Power Bandwidth: 1 GHz (typ)
  • Power Consumption: 800 mW (typ)

All trademarks are the property of their respective owners.

The ADC14DS080 is a high-performance CMOS analog-to-digital converter capable of converting two analog input signals into 14-bit digital words at rates up to 80 Mega Samples Per Second (MSPS). The digital outputs are serialized and provided on differential LVDS signal pairs. These converters use a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1 GHz. The ADC14DS080 may be operated from a single +3.0V or 3.3V power supply. A power-down feature reduces the power consumption to very low levels while still allowing fast wake-up time to full operation. The differential inputs accept a 2V full scale differential input swing. A stable 1.2V internal voltage reference is provided, or the ADC14DS080 can be operated with an external 1.2V reference. Output data format (offset binary versus 2's complement) and duty cycle stabilizer are selectable. The duty cycle stabilizer maintains performance over a wide range of clock duty cycles. A serial interface allows access to the control registers for full control of the ADC14DS80 functionality. The ADC14DS080 is available in a 60-lead WQFN package and operates over the industrial temperature range of −40°C to +85°C.

The ADC14DS080 is a high-performance CMOS analog-to-digital converter capable of converting two analog input signals into 14-bit digital words at rates up to 80 Mega Samples Per Second (MSPS). The digital outputs are serialized and provided on differential LVDS signal pairs. These converters use a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1 GHz. The ADC14DS080 may be operated from a single +3.0V or 3.3V power supply. A power-down feature reduces the power consumption to very low levels while still allowing fast wake-up time to full operation. The differential inputs accept a 2V full scale differential input swing. A stable 1.2V internal voltage reference is provided, or the ADC14DS080 can be operated with an external 1.2V reference. Output data format (offset binary versus 2's complement) and duty cycle stabilizer are selectable. The duty cycle stabilizer maintains performance over a wide range of clock duty cycles. A serial interface allows access to the control registers for full control of the ADC14DS80 functionality. The ADC14DS080 is available in a 60-lead WQFN package and operates over the industrial temperature range of −40°C to +85°C.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
3개 모두 보기
유형 직함 날짜
* Data sheet ADC14DS080 Dual 14-Bit, 80 MSPS A/D Converter with Serial LVDS Outputs datasheet (Rev. B) 2013/04/02
User guide ADC12DS080/ADC14DS080/ADC12DS105/ADC14DS105 User Guide 2012/02/21
Application note Send High-Speed ADC Data Remotely And Quietly Using LVDS 2003/03/27

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
패키지 CAD 기호, 풋프린트 및 3D 모델
WQFN (NKA) 60 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상