ADC14L020
- Single +3.3V Supply Operation
- Internal Sample-and-Hold
- Internal Reference
- Outputs 2.4V to 3.6V Compatible
- Duty Cycle Stabilizer
- Power Down Mode
Key Specifications
- Resolution 14 Bits
- DNL ±0.5 LSB (typ)
- SNR (fIN = 10 MHz) 74 dB (typ)
- SFDR (fIN = 10 MHz) 93 dB (typ)
- Data Latency 7 Clock Cycles
- Power Consumption
- Operating 150 mW (typ)
- Power Down Mode 15 mW (typ)
All trademarks are the property of their respective owners.
The ADC14L020 is a low power monolithic CMOS analog-to-digital converter capable of converting analog input signals into 14-bit digital words at 20 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption while providing excellent dynamic performance and a 150 MHz Full Power Bandwidth. Operating on a single +3.3V power supply, the ADC14L020 achieves 12.0 effective bits at nyquist and consumes just 150 mW at 20 MSPS . The Power Down feature reduces power consumption to 15 mW.
The differential inputs provide a full scale differential input swing equal to 2 times VREF with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. Duty cycle stabilization and output data format are selectable using a quad state function pin. The output data can be set for offset binary or two's complement.
To ease interfacing to lower voltage systems, the digital output driver power pins of the ADC14L020 can be connected to a separate supply voltage in the range of 2.4V to the analog supply voltage.
This device is available in the 32-lead LQFP package and will operate over the industrial temperature range of −40°C to +85°C. An evaluation board is available to ease the evaluation process.
기술 자료
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | ADC14L020 14-Bit, 20 MSPS, 150 mW A/D Converter datasheet (Rev. D) | 2013/04/19 | |
User guide | ADC14L020/ADC14L040 14-Bit, 20/40 Msps, 3.3V, 150/235 mW ADC User Guide | 2012/02/21 | ||
White paper | Intermediate Frequency (IF) Sampling Receiver Concepts | 2006/05/31 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
LQFP (NEY) | 32 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.