이 제품의 최신 버전이 있습니다
비교 대상 장치보다 업그레이드된 기능을 지원하는 드롭인 대체품
비교 대상 장치와 유사한 기능
SN74AVC8T245-Q1
- Qualified for automotive applications
- AEC Q100 test guidance with the following results:
- Device temperature grade 1: –40°C to +125°C ambient operating temperature range
- Device HBM ESD Classification Level H2
- Device CDM ESD Classification Level C3B
- Control inputs V IH and V IL levels are referenced to V CCA voltage
- V CC isolation feature – if either V CC input is at GND, all I/O ports are in the high-impedance state
- I off supports partial power-down-mode operation
- Fully configurable dual-rail design allows each port to operate over the full 1.4-V to 3.6-V power-supply range
- I/Os are 4.6-V tolerant
- Maximum data rates:
- 170Mbps (V CCA < 1.8 V or V CCB < 1.8 V)
- 320Mbps (V CCA ≥ 1.8 V and V CCB ≥ 1.8 V)
- Latch-up performance exceeds 100 mA per JESD 78, Class II
The SN74AVC8T245-Q1 is an 8-bit noninverting bus transceiver that uses two separate configurable power-supply rails. The SN74AVC8T245-Q1 operation is optimal with V CCA and V CCB set at 1.4 V to 3.6 V. It is operational with V CCA and V CCB as low as 1.2 V. The A port is designed to track V CCA. V CCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V CCB. V CCB accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.
The SN74AVC8T245-Q1 design enables asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. One can use the output-enable ( OE) input to disable the outputs so the buses are effectively isolated.
In the SN74AVC8T245-Q1 design, V CCA supplies the control pins (DIR and OE).
This device specification covers partial-power-down applications using I off. The I off circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.
The V CC isolation feature allows both ports to be in the high-impedance state if either V CC input is at GND.
To put the device in the high-impedance state during power up or power down, tie OE to V CC through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.
기술 자료
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
14-24-LOGIC-EVM — 14핀~24핀 D, DB, DGV, DW, DYY, NS 및 PW 패키지용 로직 제품 일반 평가 모듈
14-24-LOGIC-EVM 평가 모듈(EVM)은 14핀~24핀 D, DW, DB, NS, PW, DYY 또는 DGV 패키지에 있는 모든 로직 장치를 지원하도록 설계되었습니다.
14-24-NL-LOGIC-EVM — 14핀~24핀 비 리드 패키지용 로직 제품 일반 평가 모듈
14-24-NL-LOGIC-EVM은 14핀~24핀 BQA, BQB, RGY, RSV, RJW 또는 RHL 패키지가 있는 로직 또는 변환 디바이스를 지원하도록 설계된 유연한 평가 모듈(EVM)입니다.
AVCLVCDIRCNTRL-EVM — AVC 및 LVC를 지원하는 방향 제어 양방향 변환 디바이스를 위한 일반 EVM
The generic EVM is designed to support one, two, four and eight channel LVC and AVC direction-controlled translation devices. It also supports the bus hold and automotive -Q1 devices in the same number of channels. The AVC are low voltage translation devices with lower drive strength of 12mA. LVC (...)
TXV0106-EVM — TXV0106 평가 모듈
TXV0108-EVM — TXV0108 평가 모듈
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
TSSOP (PW) | 24 | Ultra Librarian |
VQFN (RHL) | 24 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치