VSP5621
- Four-Channel CCD/CMOS Signal: 2-Channel,
3-Channel, and 4-Channel Selectable - Power Supply: 3.3 V Only, Typ
(Built-in LDO, 3.3 V to 1.8 V) - Maximum Conversion Rate:
- VSP5620: 35 MSPS
- VSP5621: 50 MSPS
- VSP5622: 70 MSPS
- 16-Bit Resolution
- CDS/SH Selectable
- Maximum Input Signal Range: 2.0 V
- Analog and Digital Hybrid Gain:
- Analog Gain: 0.5 V/V to 3.5 V/V in
3/64-V/V Steps - Digital Gain: 1 V/V to 2 V/V in
1/256-V/V Steps
- Analog Gain: 0.5 V/V to 3.5 V/V in
- Offset Correction DAC: ±250 mV, 8-Bit
- Standard LVDS/CMOS Selectable Output:
- LVDS:
- Data Channel: 2-Channel
- Clock Channel: 1-Channel
- 8-Bit/7-Bit Serializer Selectable
- CMOS: 4 Bits × 4
- LVDS:
- Timing Generator
- Fast Transfer Clock: One Signal
- Slow Transfer Clock: One Signal
- LED Driver: Three Channels
- Current: 60-mA/Channel Max,
16-Steps/Channel
- Current: 60-mA/Channel Max,
- Timing Adjustment Resolution: tMCLK/48
- Input Clamp/Input Reference Level Internal/
External Selectable - Reference DAC: 0.5 V, 1.1 V, 1.5 V, 2 V
- SPI: Three-Wire Serial
- GPIO: Four-Port
- Power (at 4-channel, LVDS, 3.3 V, without LED Driver):
- VSP5620: 320 mW at 35 MSPS
- VSP5621: 406 mW at 50 MSPS
- VSP5622: 523 mW at 70 MSPS
The VSP5620/21/22 are high-speed, high-performance, 16-bit analog-to-digital-converters (ADCs) that have four independent sampling circuit channels for multi-output charge-coupled device (CCD) and complementary metal oxide semiconductor (CMOS) line sensors. Pixel data from the sensor are sampled by the sample/hold (SH) or correlated double sampler (CDS) circuit, and are then converted to digital data by an ADC. Data output is selectable in low-voltage differential signaling (LVDS) or CMOS modes.
The VSP5620/21/22 include a programmable gain to support the pixel level inflection caused by luminance and a built-in light-emitting diode (LED) driver to adjust the brightness. The integrated digital-to-analog-converter (DAC) can be used to adjust the offset level for the analog input signal. Furthermore, the timing generator (TG) is integrated in these devices for the control of sensor operation.
The VSP5620/21/22 use 1.65 V to 1.95 V for the core voltage and 3.0 V to 3.6 V for I/Os. The core voltage is supplied by a built-in low-dropout regulator (LDO).
기술 자료
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | 16-Bit, 4-Channel, CCD/CMOS Sensor AFE with LED Driver datasheet (Rev. A) | 2014/05/22 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| VQFN (RSL) | 48 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치