首頁 數據轉換器 類比轉數位轉換器 (ADC) 高速 ADC (≥10 MSPS)
首頁
數據轉換器
類比轉數位轉換器 (ADC)
高速 ADC (≥10 MSPS)

ADC12D1800RF

現行

12 位元、雙 1.8GSPS 或單 3.6GSPS、射頻取樣類比轉數位轉換器 (ADC)

立即訂購
產品規格表

ADC12D1800RF

現行
產品規格表 立即訂購

產品詳細資料

Sample rate (max) (Msps) 1800, 3600 Resolution (Bits) 12 Number of input channels 1, 2 Interface type Parallel LVDS Analog input BW (MHz) 2700 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 4400 Architecture Folding Interpolating SNR (dB) 58.6 ENOB (Bits) 9.3 SFDR (dB) 71.7 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 1800, 3600 Resolution (Bits) 12 Number of input channels 1, 2 Interface type Parallel LVDS Analog input BW (MHz) 2700 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 4400 Architecture Folding Interpolating SNR (dB) 58.6 ENOB (Bits) 9.3 SFDR (dB) 71.7 Operating temperature range (°C) -40 to 85 Input buffer Yes
PBGA (NXA) 292 729 mm² 27 x 27
  • Excellent Noise and Linearity Up to and Above fIN = 2.7 GHz
  • Configurable to Either 3.6 GSPS Interleaved or 1800 MSPS Dual ADC
  • New DESCLKIQ Mode for High Bandwidth, High Sampling Rate Apps
  • Pin-Compatible with ADC1xD1x00, ADC12Dx00RF
  • AutoSync Feature for Multi-Chip Synchronization
  • Internally Terminated, Buffered, Differential Analog Inputs
  • Interleaved Timing Automatic and Manual Skew Adjust
  • Test Patterns at Output for System Debug
  • Time Stamp Feature to Capture External Trigger
  • Programmable Gain, Offset, and tAD Adjust
  • 1:1 Non-Demuxed or 1:2 Demuxed LVDS Outputs
  • Key Specifications
    • Resolution: 12 Bits
    • Interleaved 3.6 GSPS ADC (all typical)
      • IMD3 (Fin = 2.7GHz at -13dBFS) –62 dBc
      • IMD3 (Fin = 2.7GHz at -16dBFS) –64 dBc
      • Noise Floor Density -155.0 dBm/Hz
      • Power 4.29 W
    • Dual 1800 MSPS ADC, Fin = 498 MHz
      • ENOB 9.3 Bits (typ)
      • SNR 58.1 dB (typ)
      • SFDR 71.7 dBc (typ)
      • Power per Channel 2.15 W (typ)
  • Excellent Noise and Linearity Up to and Above fIN = 2.7 GHz
  • Configurable to Either 3.6 GSPS Interleaved or 1800 MSPS Dual ADC
  • New DESCLKIQ Mode for High Bandwidth, High Sampling Rate Apps
  • Pin-Compatible with ADC1xD1x00, ADC12Dx00RF
  • AutoSync Feature for Multi-Chip Synchronization
  • Internally Terminated, Buffered, Differential Analog Inputs
  • Interleaved Timing Automatic and Manual Skew Adjust
  • Test Patterns at Output for System Debug
  • Time Stamp Feature to Capture External Trigger
  • Programmable Gain, Offset, and tAD Adjust
  • 1:1 Non-Demuxed or 1:2 Demuxed LVDS Outputs
  • Key Specifications
    • Resolution: 12 Bits
    • Interleaved 3.6 GSPS ADC (all typical)
      • IMD3 (Fin = 2.7GHz at -13dBFS) –62 dBc
      • IMD3 (Fin = 2.7GHz at -16dBFS) –64 dBc
      • Noise Floor Density -155.0 dBm/Hz
      • Power 4.29 W
    • Dual 1800 MSPS ADC, Fin = 498 MHz
      • ENOB 9.3 Bits (typ)
      • SNR 58.1 dB (typ)
      • SFDR 71.7 dBc (typ)
      • Power per Channel 2.15 W (typ)

The 12-bit 1.8 GSPS ADC12D1800RF is an RF-sampling GSPS ADC that can directly sample input frequencies up to and above 2.7 GHz. The ADC12D1800RF augments the very large Nyquist zone of TI’s GSPS ADCs with excellent noise and linearity performance at RF frequencies, extending its usable range beyond the 3rd Nyquist zone.

The ADC12D1800RF provides a flexible LVDS interface which has multiple SPI programmable options to facilitate board design and FPGA/ASIC data capture. The LVDS outputs are compatible with IEEE 1596.3-1996 and supports programmable common mode voltage. The product is packaged in a lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of –40°C to +85°C.

The 12-bit 1.8 GSPS ADC12D1800RF is an RF-sampling GSPS ADC that can directly sample input frequencies up to and above 2.7 GHz. The ADC12D1800RF augments the very large Nyquist zone of TI’s GSPS ADCs with excellent noise and linearity performance at RF frequencies, extending its usable range beyond the 3rd Nyquist zone.

The ADC12D1800RF provides a flexible LVDS interface which has multiple SPI programmable options to facilitate board design and FPGA/ASIC data capture. The LVDS outputs are compatible with IEEE 1596.3-1996 and supports programmable common mode voltage. The product is packaged in a lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of –40°C to +85°C.
filter 尋找其它 高速 ADC (≥10 MSPS)
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 12
類型 標題 日期
* Data sheet ADC12D1800RF 12-Bit, Single 3.6 GSPS RF Sampling ADC datasheet (Rev. J) PDF | HTML 2014年 11月 11日
Application note AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature (Rev. G) 2017年 2月 3日
Application note Wide Bandwidth Receiver Implementation by Interleaving Two Giga-Sampling ADCs 2015年 12月 7日
Application note Signal Chain Noise Figure Analysis 2014年 10月 29日
Application note Synchronizing the Giga-Sample ADCs Interfaced with Multiple FPGAs 2014年 8月 6日
Application note Maximizing SFDR Performance in the GSPS ADC: Spur Sources and Methods of Mitigat 2013年 12月 9日
Application note AN-2128 ADC1xD1x00 Pin Compatibility (Rev. C) 2013年 5月 1日
User guide Schematic and Layout Recommendations for the GSPS ADC 2013年 4月 29日
Application note AN-2177 Using the LMH6554 as a ADC Driver (Rev. A) 2013年 4月 26日
Application note From Sample Instant to Data Output: Understanding Latency in the GSPS ADC 2012年 12月 18日
Product overview ADC12Dxx00RF Direct RF-Sampling ADC Family 2012年 5月 16日
User guide 12-Bit, Dual 1.6/1.8 GSPS or Single 3.2/3.6 GSPS A/D Converter Ref Bd User Guide 2012年 1月 25日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADC-LD-BB — ADC 低失真平衡不平衡轉換器基板

One ADC-LD-BB board is included in the hardware kit with the GSPS analog-to-digital converter (ADC) reference boards. Since the analog inputs to the ADC1xDxx00RB are differential and most signal sources are single ended, these balun boards are generally used to achieve (...)

使用指南: PDF
TI.com 無法提供
支援軟體

WAVEVISION5 — WaveVision 5 Software

WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.

While WaveVision 5 software (...)

支援產品和硬體

支援產品和硬體

產品
高速 ADC (≥10 MSPS)
ADC08D1020 — 8 位元、雙 1.0-GSPS 或單 2.0-GSPS 類比轉數位轉換器 (ADC) ADC08D1520 — 8 位元、雙 1.5-GSPS 或單 3.0-GSPS 類比轉數位轉換器 (ADC) ADC10D1000 — 10 位元、雙 1.0-GSPS 或單 2.0-GSPS 類比轉數位轉換器 (ADC) ADC10D1500 — 10 位元、雙 1.5-GSPS 或單 3.0-GSPS 類比轉數位轉換器 (ADC) ADC10DV200 — 雙通道、10 位元、200-MSPS 類比轉數位轉換器 (ADC) ADC12D1000 — 12 位元、雙 1.0-GSPS 或單 2.0-GSPS 類比轉數位轉換器 (ADC) ADC12D1000RF — 12 位元、雙 1.0-GSPS 或單 2.0-GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC12D1600 — 12 位元、雙 1.6-GSPS 或單 3.2-GSPS 類比轉數位轉換器 (ADC) ADC12D1600RF — 12 位元、雙 1.6-GSPS 或單 3.2-GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC12D1800 — 12 位元、雙 1.8GSPS 或單 3.6GSPS 類比轉數位轉換器 (ADC) ADC12D1800RF — 12 位元、雙 1.8GSPS 或單 3.6GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC12D500RF — 12 位元、雙 500-MSPS 或單 1.0-GSPS、RF 取樣類比轉數位轉換器 (ADC) ADC12D800RF — 12 位元、雙 800-MSPS 或單 1.6-GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC14DC080 — 雙通道、14 位元、80-MSPS、1.0-GHz 輸入頻寬類比轉數位轉換器 (ADC) ADC16DV160 — 雙通道、16 位元、160-MSPS 類比轉數位轉換器 (ADC) ADC16V130 — 16 位元 130-MSPS 類比轉數位轉換器 (ADC)
硬體開發
開發板
ADC12D1600RB — 12 位元、雙路 1.6/1.8 GSPS 或單路 3.2/3.6 GSPS ADC 參考基板 ADC16DV160HFEB — ADC16DV160HFEB 評估板 LM98640CVAL — 具有 LVDS 輸出的雙通道、14 位元、40 MSPS 類比前端 WAVEVSN-BRD-5.1 — WaveVision 5 資料擷取板 5.1 版
軟體
應用軟體及架構
WAVEVISION5 — 資料採集和分析軟體
下載
模擬型號

ADC12D1000 IBIS Model

SNAM014.ZIP (41 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
參考設計

TIDA-00113 — 以單通道或雙通道模式驅動 GSPS ADC，適用於高頻寬應用

This design is intended to help the system designer in understanding tradeoffs and optimizing implementation for driving the Giga-Sample-Per-Second ADC with balun configurations for wideband applications.  The tradeoffs considered include balun construction, insertion loss, dynamic (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-00479 — 適用於 GSPS ADC 的最佳時鐘來源參考設計

The ADC12D1600RFRB reference design provides a platform to demonstrate a high speed digitizer application which incorporates clocking, power management, and signal processing. The reference design utilizes the 1.6 GSPS ADC12D1600RF device, onboard FPGA Xilinx Virtex 4, and high performance clock (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-00071 — 每秒千兆次取樣 (GSPS) ADC 的電路圖和佈線圖建議

This reference design is a guide to the schematics and layout for the system designer using a GSPS ADC in their system. Use this reference design along with the datasheet — the datasheet is always the final authority. Also, the ADC1xDxxxx(RF)RB Reference Board provides a useful reference (...)
使用指南: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
PBGA (NXA) 292 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片