產品詳細資料

Sample rate (max) (Msps) 160 Resolution (bps) 16 Number of input channels 2 Interface type DDR LVDS, Parallel LVDS Analog input BW (MHz) 1400 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2, 2.4 Power consumption (typ) (mW) 1340 Architecture Pipeline SNR (dB) 78 ENOB (bit) 12.3 SFDR (dB) 95 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 160 Resolution (bps) 16 Number of input channels 2 Interface type DDR LVDS, Parallel LVDS Analog input BW (MHz) 1400 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2, 2.4 Power consumption (typ) (mW) 1340 Architecture Pipeline SNR (dB) 78 ENOB (bit) 12.3 SFDR (dB) 95 Operating temperature range (°C) -40 to 85 Input buffer No
VQFNP (NKE) 68 100 mm² 10 x 10
  • Low Power Consumption
  • On-Chip Precision Reference and Sample-and-Hold Circuit
  • On-Chip Automatic Calibration During Power-Up
  • Dual Data Rate LVDS Output Port
  • Dual Supplies: 1.8V and 3.0V Operation
  • Selectable Input Range: 2.4 and 2.0 VPP
  • Sampling Edge Flipping with Clock Divider by 2 Option
  • Internal Clock Divide by 1 or 2
  • On-Chip Low Jitter Duty-Cycle Stabilizer
  • Power-Down and Sleep Modes
  • Output Fixed Pattern Generation
  • Output Clock Position Adjustment
  • 3-Wire SPI
  • Offset Binary or 2's Complement Data Format
  • 68-Pin VQFN Package (10x10x0.8, 0.5mm Pin-Pitch)

Key Specifications

  • Resolution: 16 Bits
  • Conversion Rate: 160 MSPS
  • SNR (@FIN = 30 MHz): 78 dBFS (typ)
  • SNR (@FIN = 197 MHz): 76 dBFS (typ)
  • SFDR (@FIN = 30 MHz): 95 dBFS (typ)
  • SFDR (@FIN = 197 MHz): 89 dBFS (typ)
  • Full Power Bandwidth: 1.4 GHz (typ)
  • Power Consumption:
    • Core per channel: 612 mW (typ)
    • LVDS Driver: 117 mW (typ)
    • Total: 1.3W (typ)
  • Operating Temperature Range (-40°C ~ 85°C)
  • Low Power Consumption
  • On-Chip Precision Reference and Sample-and-Hold Circuit
  • On-Chip Automatic Calibration During Power-Up
  • Dual Data Rate LVDS Output Port
  • Dual Supplies: 1.8V and 3.0V Operation
  • Selectable Input Range: 2.4 and 2.0 VPP
  • Sampling Edge Flipping with Clock Divider by 2 Option
  • Internal Clock Divide by 1 or 2
  • On-Chip Low Jitter Duty-Cycle Stabilizer
  • Power-Down and Sleep Modes
  • Output Fixed Pattern Generation
  • Output Clock Position Adjustment
  • 3-Wire SPI
  • Offset Binary or 2's Complement Data Format
  • 68-Pin VQFN Package (10x10x0.8, 0.5mm Pin-Pitch)

Key Specifications

  • Resolution: 16 Bits
  • Conversion Rate: 160 MSPS
  • SNR (@FIN = 30 MHz): 78 dBFS (typ)
  • SNR (@FIN = 197 MHz): 76 dBFS (typ)
  • SFDR (@FIN = 30 MHz): 95 dBFS (typ)
  • SFDR (@FIN = 197 MHz): 89 dBFS (typ)
  • Full Power Bandwidth: 1.4 GHz (typ)
  • Power Consumption:
    • Core per channel: 612 mW (typ)
    • LVDS Driver: 117 mW (typ)
    • Total: 1.3W (typ)
  • Operating Temperature Range (-40°C ~ 85°C)

The ADC16DV160 is a monolithic dual channel high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 160 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and external component count while providing excellent dynamic performance. Automatic power-up calibration enables excellent dynamic performance and reduces part-to-part variation, and the ADC16DV160 can be re-calibrated at any time through the 3-wire Serial Peripheral Interface (SPI). An integrated low noise and stable voltage reference and differential reference buffer amplifier eases board level design. The on-chip duty cycle stabilizer with low additive jitter allows a wide range of input clock duty cycles without compromising dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.4 GHz. The interface between the ADC16DV160 and a receiver block can be easily verified and optimized via fixed pattern generation and output clock position features. The digital data is provided via dual data rate LVDS outputs – making possible the 68-pin, 10 mm x 10 mm VQFN package. The ADC16DV160 operates on dual power supplies of +1.8V and +3.0V with a power-down feature to reduce power consumption to very low levels while allowing fast recovery to full operation.

The ADC16DV160 is a monolithic dual channel high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 160 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and external component count while providing excellent dynamic performance. Automatic power-up calibration enables excellent dynamic performance and reduces part-to-part variation, and the ADC16DV160 can be re-calibrated at any time through the 3-wire Serial Peripheral Interface (SPI). An integrated low noise and stable voltage reference and differential reference buffer amplifier eases board level design. The on-chip duty cycle stabilizer with low additive jitter allows a wide range of input clock duty cycles without compromising dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.4 GHz. The interface between the ADC16DV160 and a receiver block can be easily verified and optimized via fixed pattern generation and output clock position features. The digital data is provided via dual data rate LVDS outputs – making possible the 68-pin, 10 mm x 10 mm VQFN package. The ADC16DV160 operates on dual power supplies of +1.8V and +3.0V with a power-down feature to reduce power consumption to very low levels while allowing fast recovery to full operation.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 10
類型 標題 日期
* Data sheet Dual Channel, 16-Bit, 160 MSPS Analog-to-Digital Converter with DDR LVDS Outputs datasheet (Rev. H) 2013年 2月 19日
Application note Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A) 2015年 5月 22日
Application note Signal Chain Noise Figure Analysis 2014年 10月 29日
Application note Why Use Oversampling when Undersampling Can Do the Job? (Rev. A) 2013年 7月 19日
EVM User's guide AN-1942 LMH6517 Evaluation Board (Rev. B) 2013年 4月 26日
Application note AN-2177 Using the LMH6554 as a ADC Driver (Rev. A) 2013年 4月 26日
Application note Between the Amplifier and ADC: Managing Filter Loss in Communications Systems (Rev. B) 2013年 4月 26日
Application note Drivng HSpeed ADCs w/LMH6521 DVGA for High IF AC-Coupled Apps (Rev. A) 2013年 4月 26日
User guide High-IF Sub-sampling Receiver Subsystem User Guide 2012年 1月 27日
EVM User's guide ADC16DV160HFEB Evaluation Board User Guide 2012年 1月 25日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADC16DV160HFEB — ADC16DV160HFEB 評估板

This Design Kit is designed to ease evaluation and design-in of Texas Instruments' ADC16DV160 Dual Channel 16-bit Analog-to-Digital Converter with DDR LVDS outputs, which operates at speeds up 160 Msps.

The evaluation board can be used by connecting the board to the WaveVision 5.1 Data Capture Board (...)

使用指南: PDF
TI.com 無法提供
支援軟體

WAVEVISION5 WaveVision 5 Software

WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.

While WaveVision 5 software (...)

支援產品和硬體

支援產品和硬體

產品
高速 ADC (≥10 MSPS)
ADC08D1020 8 位元、雙 1.0-GSPS 或單 2.0-GSPS 類比轉數位轉換器 (ADC) ADC08D1520 8 位元、雙 1.5-GSPS 或單 3.0-GSPS 類比轉數位轉換器 (ADC) ADC10D1000 10 位元、雙 1.0-GSPS 或單 2.0-GSPS 類比轉數位轉換器 (ADC) ADC10D1500 10 位元、雙 1.5-GSPS 或單 3.0-GSPS 類比轉數位轉換器 (ADC) ADC10DV200 雙通道、10 位元、200-MSPS 類比轉數位轉換器 (ADC) ADC12D1000 12 位元、雙 1.0-GSPS 或單 2.0-GSPS 類比轉數位轉換器 (ADC) ADC12D1000RF 12 位元、雙 1.0-GSPS 或單 2.0-GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC12D1600 12 位元、雙 1.6-GSPS 或單 3.2-GSPS 類比轉數位轉換器 (ADC) ADC12D1600RF 12 位元、雙 1.6-GSPS 或單 3.2-GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC12D1800 12 位元、雙 1.8GSPS 或單 3.6GSPS 類比轉數位轉換器 (ADC) ADC12D1800RF 12 位元、雙 1.8GSPS 或單 3.6GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC12D500RF 12 位元、雙 500-MSPS 或單 1.0-GSPS、RF 取樣類比轉數位轉換器 (ADC) ADC12D800RF 12 位元、雙 800-MSPS 或單 1.6-GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC14DC080 雙通道、14 位元、80-MSPS、1.0-GHz 輸入頻寬類比轉數位轉換器 (ADC) ADC16DV160 雙通道、16 位元、160-MSPS 類比轉數位轉換器 (ADC) ADC16V130 16 位元 130-MSPS 類比轉數位轉換器 (ADC)
硬體開發
開發板
ADC12D1600RB 12 位元、雙路 1.6/1.8 GSPS 或單路 3.2/3.6 GSPS ADC 參考基板 ADC16DV160HFEB ADC16DV160HFEB 評估板 LM98640CVAL 具有 LVDS 輸出的雙通道、14 位元、40 MSPS 類比前端 WAVEVSN-BRD-5.1 WaveVision 5 資料擷取板 5.1 版
軟體
應用軟體及架構
WAVEVISION5 資料採集和分析軟體
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFNP (NKE) 68 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片