產品詳細資料

Resolution (Bits) 16 Number of DAC channels 1 Interface type JESD204B, JESD204C Sample/update rate (Msps) 20480 Features Ultra High Speed Rating Catalog Interpolation 128x, 12x, 16x, 192x, 1x, 24x, 256x, 2x, 32x, 3x, 48x, 4x, 64x, 6x, 8x, 96x Power consumption (typ) (mW) 2800 SFDR (dB) 85 Architecture Current Source Operating temperature range (°C) -40 to 85 Reference type Ext, Int
Resolution (Bits) 16 Number of DAC channels 1 Interface type JESD204B, JESD204C Sample/update rate (Msps) 20480 Features Ultra High Speed Rating Catalog Interpolation 128x, 12x, 16x, 192x, 1x, 24x, 256x, 2x, 32x, 3x, 48x, 4x, 64x, 6x, 8x, 96x Power consumption (typ) (mW) 2800 SFDR (dB) 85 Architecture Current Source Operating temperature range (°C) -40 to 85 Reference type Ext, Int
FCBGA (ACK) 256 289 mm² 17 x 17 FCBGA (ACL) 256 289 mm² 17 x 17
  • 16-bit, 10.24/20.48GSPS, Multi-Nyquist DAC core
  • Maximum input data rate:
    • 8-bit, Single channel, DES mode: 20.48GSPS
    • 12-bit, Single channel, DES mode: 15.5GSPS
    • 16-bit, Single channel: 10.24GSPS
    • 8-bit, Dual channel, 10.24GSPS
    • 12-bit, Dual channel: 7.75GSPS/ch
    • 16-bit, Dual channel: 6.2GSPS/ch
  • Output bandwidth (-3dB): 12GHz
  • Performance at fOUT = 2.997GHz, DES2XL mode, DEM/Dither off
    • Noise floor (small signal): –155dBFS/Hz
    • SFDR (-0.1 dBFS) : 60dBc
    • IMD3 (-7 dBFS each tone) : –62dBc
    • Additive phase noise, 10kHz offset: -138dBc/Hz
  • Four integrated digital up-converters (DUC)
    • Interpolation: 1x, 2x, 3x, 4x, 6x, 8x ... 256x
    • Complex baseband DUC for I/Q output
    • Complex to real upconversion for dual channel direct RF sampling
    • 64-bit frequency resolution NCOs
  • Fast reconfiguration interface for fast frequency hopping
    • 4-bit data with 200MHz clock
    • 60ns reconfiguration (32-bit frequency)
    • Any frequency hopping with phase coherence
  • JESD204C Interface
    • Up to 16 Lanes at up to 12.8Gbps
    • Class C-S, Subclass-1 compatible
    • Internal AC coupling capacitors
  • SYSREF Windowing for automatic SYSREF timing calibration
  • 16-bit, 10.24/20.48GSPS, Multi-Nyquist DAC core
  • Maximum input data rate:
    • 8-bit, Single channel, DES mode: 20.48GSPS
    • 12-bit, Single channel, DES mode: 15.5GSPS
    • 16-bit, Single channel: 10.24GSPS
    • 8-bit, Dual channel, 10.24GSPS
    • 12-bit, Dual channel: 7.75GSPS/ch
    • 16-bit, Dual channel: 6.2GSPS/ch
  • Output bandwidth (-3dB): 12GHz
  • Performance at fOUT = 2.997GHz, DES2XL mode, DEM/Dither off
    • Noise floor (small signal): –155dBFS/Hz
    • SFDR (-0.1 dBFS) : 60dBc
    • IMD3 (-7 dBFS each tone) : –62dBc
    • Additive phase noise, 10kHz offset: -138dBc/Hz
  • Four integrated digital up-converters (DUC)
    • Interpolation: 1x, 2x, 3x, 4x, 6x, 8x ... 256x
    • Complex baseband DUC for I/Q output
    • Complex to real upconversion for dual channel direct RF sampling
    • 64-bit frequency resolution NCOs
  • Fast reconfiguration interface for fast frequency hopping
    • 4-bit data with 200MHz clock
    • 60ns reconfiguration (32-bit frequency)
    • Any frequency hopping with phase coherence
  • JESD204C Interface
    • Up to 16 Lanes at up to 12.8Gbps
    • Class C-S, Subclass-1 compatible
    • Internal AC coupling capacitors
  • SYSREF Windowing for automatic SYSREF timing calibration

The DAC39RF10 and ’RFS10 are a family of dual and single channel digital-to-analog converters (DAC) with 16-bit resolution. The devices can be used as non-interpolating or interpolating DACs for either direct RF sampling or complex baseband signal generation. The maximum input data rate is 20.48GSPS for a single channel or 10.24GSPS for two channels. The devices can generate signals of up to 10, 7.5, and 5GHz signal bandwidth (8, 12, and 16-bit input resolution) at carrier frequencies exceeding 8GHz enabling direct sampling through C-band and into X-band.

The high sampling rate, output frequency range, 64-bit NCO frequency resolution and any frequency hopping with phase coherence also makes the device capable of arbitrary waveform generation (AWG) and direct digital synthesis (DDS).

A JESD204B and JESD204C compatible serial interface has 16 receiver pairs capable of up to 12.8Gbps. The interface is JESD204B and JESD204C subclass-1 compliant for deterministic latency and multi-device synchronization through the use of SYSREF.

The DAC39RF10 and ’RFS10 are a family of dual and single channel digital-to-analog converters (DAC) with 16-bit resolution. The devices can be used as non-interpolating or interpolating DACs for either direct RF sampling or complex baseband signal generation. The maximum input data rate is 20.48GSPS for a single channel or 10.24GSPS for two channels. The devices can generate signals of up to 10, 7.5, and 5GHz signal bandwidth (8, 12, and 16-bit input resolution) at carrier frequencies exceeding 8GHz enabling direct sampling through C-band and into X-band.

The high sampling rate, output frequency range, 64-bit NCO frequency resolution and any frequency hopping with phase coherence also makes the device capable of arbitrary waveform generation (AWG) and direct digital synthesis (DDS).

A JESD204B and JESD204C compatible serial interface has 16 receiver pairs capable of up to 12.8Gbps. The interface is JESD204B and JESD204C subclass-1 compliant for deterministic latency and multi-device synchronization through the use of SYSREF.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet DAC39RF10, DAC39RFS10 10.24, 20.48-GSPS, 16-bit, Dual and Single Channel, Multi-Nyquist Digital-to-Analog Converter (DAC) with JESD204B, C Interface datasheet (Rev. B) PDF | HTML 2024年 3月 6日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DAC39RF10EVM — DAC39RF10 評估模組

DAC39RF10EVM 是用於評估德州儀器的 DAC39RF10 數位轉類比轉換器 (DAC) 的評估板。DAC39RF10 是雙通道、16/08 位元的 DAC。DAC39RF10 是具有 16 位元解析度的單雙通道數位轉類比轉換器 (DAC) 系列產品。這些裝置可做為單通道或雙通道非內插 DAC 使用。在直接射頻取樣模式或基頻模式中,裝置也可當作內插 DAC 來使用。單通道模式下的最大輸入資料速率為 20.48 GSPS,而雙通道模式或基頻模式下的最大輸入資料速率為 10.24 Gsps。裝置可在超過 8 GHz 的載波頻率下產生高達 10、7.5 及 5 GHz 訊號頻寬 (8、12 (...)

使用指南: PDF | HTML
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
FCBGA (ACK) 256 Ultra Librarian
FCBGA (ACL) 256 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片