產品詳細資料

Rating Military Operating temperature range (°C) -55 to 125
Rating Military Operating temperature range (°C) -55 to 125
CFP (HT) 132 579.24455 mm² 24.07 x 24.065 CPGA (GB) 145 See data sheet
  • Class B High-Reliability Processing
  • 1-µm CMOS Technology
  • Military Operating Temperature Range
        –55°C to 125°C
  • SMJ34020A-32/40
        125/100-ns Instruction Cycle Time
  • Fully Programmable 32-Bit General-Purpose Processor With 512-Megabyte Linear Address Range (Bit Addressable)
  • Second-Generation Graphics System Processor
    • Object-Code Compatible With the SMJ34010
    • Enhanced Instruction Set
    • Optimized Graphics Instructions
    • Coprocessor Interface
  • Pixel Processing, XY Addressing, and Window Checking Built Into the Instruction Set
  • Programmable 1-, 2-, 4-, 8-, 16-, or 32-Bit Pixel Size With 16 Boolean and Six Arithmetic Pixel Processing Options (Raster Ops)
  • 512-Byte LRU On-Chip Instruction Cache
  • Optimized DRAM/VRAM Interface
    • Page-Mode for Burst Memory Operations
    • Dynamic Bus Sizing (16-Bit and 32-Bit Transfers)
    • Byte-Oriented CAS\ Strobes
  • Flexible Host Processor Interface
    • Supports Host Transfers
    • Direct Access to All of the SMJ34020A Address Space
    • Implicit Addressing
    • Prefetch for Enhanced Read Access
  • Programmable CRT Control
    • Composite Sync Mode
    • Separate Sync Mode
    • Synchronization to External Sync
  • Direct Support for Special Features of 1M VRAMs
    • Load Write Mask
    • Load Color Mask
    • Block Write
    • Write Using the Write Mask
  • Flexible Multi-Processor Interface
  • Packaging Options
    • 145-Pin Grid Array Ceramic Package (GB Suffix)
    • 132-Pin Ceramic Quad Flat Pack (Unformed Lead) (HT Suffix)

  • Class B High-Reliability Processing
  • 1-µm CMOS Technology
  • Military Operating Temperature Range
        –55°C to 125°C
  • SMJ34020A-32/40
        125/100-ns Instruction Cycle Time
  • Fully Programmable 32-Bit General-Purpose Processor With 512-Megabyte Linear Address Range (Bit Addressable)
  • Second-Generation Graphics System Processor
    • Object-Code Compatible With the SMJ34010
    • Enhanced Instruction Set
    • Optimized Graphics Instructions
    • Coprocessor Interface
  • Pixel Processing, XY Addressing, and Window Checking Built Into the Instruction Set
  • Programmable 1-, 2-, 4-, 8-, 16-, or 32-Bit Pixel Size With 16 Boolean and Six Arithmetic Pixel Processing Options (Raster Ops)
  • 512-Byte LRU On-Chip Instruction Cache
  • Optimized DRAM/VRAM Interface
    • Page-Mode for Burst Memory Operations
    • Dynamic Bus Sizing (16-Bit and 32-Bit Transfers)
    • Byte-Oriented CAS\ Strobes
  • Flexible Host Processor Interface
    • Supports Host Transfers
    • Direct Access to All of the SMJ34020A Address Space
    • Implicit Addressing
    • Prefetch for Enhanced Read Access
  • Programmable CRT Control
    • Composite Sync Mode
    • Separate Sync Mode
    • Synchronization to External Sync
  • Direct Support for Special Features of 1M VRAMs
    • Load Write Mask
    • Load Color Mask
    • Block Write
    • Write Using the Write Mask
  • Flexible Multi-Processor Interface
  • Packaging Options
    • 145-Pin Grid Array Ceramic Package (GB Suffix)
    • 132-Pin Ceramic Quad Flat Pack (Unformed Lead) (HT Suffix)

The SMJ34020A graphics system processor (GSP) is the second generation of an advanced high-performance CMOS 32-bit microprocessor optimized for graphics display systems. With a built-in instruction cache, the ability to simultaneously access memory and registers, and an instruction set designed to expedite raster graphics operations, the SMJ34020A provides user-programmable control of the CRT interface as well as the memory interface (both standard DRAM and multiport video RAM). The 4-gigabit (512-megabyte) physical address space is addressable on bit boundaries using variable width data fields (1 to 32 bits). Additional graphics addressing modes support 1-, 2-, 4-, 8-, 16- and 32-bit wide pixels.

The SMJ34020A graphics system processor (GSP) is the second generation of an advanced high-performance CMOS 32-bit microprocessor optimized for graphics display systems. With a built-in instruction cache, the ability to simultaneously access memory and registers, and an instruction set designed to expedite raster graphics operations, the SMJ34020A provides user-programmable control of the CRT interface as well as the memory interface (both standard DRAM and multiport video RAM). The 4-gigabit (512-megabyte) physical address space is addressable on bit boundaries using variable width data fields (1 to 32 bits). Additional graphics addressing modes support 1-, 2-, 4-, 8-, 16- and 32-bit wide pixels.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet SMJ34020A Graphics System Processor datasheet (Rev. D) 2004年 9月 16日
* SMD SMJ34020A SMD 5962-91623 2016年 6月 21日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
CFP (HT) 132 Ultra Librarian
CPGA (GB) 145 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片