THS4524-EP
- Fully Differential Architecture
- Bandwidth: 145 MHz
- Slew Rate: 490 V/µs
- HD2: –133 dBc at 10 kHz
(1 VRMS, RL = 1 kΩ) - HD3: –140 dBc at 10 kHz
(1 VRMS, RL = 1 kΩ) - Input Voltage Noise: 4.6 nV/√Hz
(f = 100 kHz) - THD+N: –112dBc (0.00025%) at 1 kHz
(22-kHz BW, G = 1, 5 VPP) - Open-Loop Gain: 119 dB
- NRI—Negative Rail Input
- RRO—Rail-to-Rail Output
- Output Common-Mode Control
(With Low Offset and Drift) - Power Supply:
- Voltage: +2.5 V (±1.25 V)
to +5.5 V (±2.75 V) - Current: 1.14 mA/ch
- Voltage: +2.5 V (±1.25 V)
- Power-Down Capability: 20 µA (Typical)
Supports Defense, Aerospace, and Medical Applications
- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C) Temperature Range(1)
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
(1) Additional temperature ranges available - contact factory
All trademarks are the property of their respective owners.
The THS4524 is a very low-power, fully differential operational amplifier with rail-to-rail output and an input common-mode range that includes the negative rail. This amplifier is designed for low-power data acquisition systems and high-density applications where power dissipation is a critical parameter, and provide exceptional performance in audio applications.
This fully differential op amp features accurate output common-mode control that allows for dc-coupling when driving analog-to-digital converters (ADCs). This control, coupled with an input common-mode range below the negative rail as well as rail-to-rail output, allows for easy interfacing between single-ended, ground-referenced signal sources. Additionally, the THS4524 is ideally suited for driving both successive-approximation register (SAR) and delta-sigma (ΔΣ) ADCs using only a single +2.5-V to +5-V and ground power supply.
The THS4524 fully differential op amp is characterized for operation over the full industrial temperature range from –55°C to 125°C.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | Very Low Power, Negative Rail Input, Rail-to-Rail Output, Fully Diff. Amplifier datasheet (Rev. A) | 2013年 8月 14日 | |
* | VID | THS4524-EP VID V6212612 | 2016年 6月 21日 | |
E-book | The Signal e-book: A compendium of blog posts on op amp design topics | 2017年 3月 28日 | ||
Application note | Noise Analysis for High Speed Op Amps (Rev. A) | 2005年 1月 17日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
TSSOP (DBT) | 38 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點