產品詳細資料

Number of channels 4 Output type Push-Pull Propagation delay time (µs) 0.1 Vs (max) (V) 5.5 Vs (min) (V) 1.65 Rating Catalog Features Fail-safe, POR Iq per channel (typ) (mA) 0.016 Vos (offset voltage at 25°C) (max) (mV) 1.5 Rail-to-rail In Operating temperature range (°C) -40 to 125 Input bias current (±) (max) (nA) 0.005 VICR (max) (V) 5.5 VICR (min) (V) 0 TI functional safety category Functional Safety-Capable
Number of channels 4 Output type Push-Pull Propagation delay time (µs) 0.1 Vs (max) (V) 5.5 Vs (min) (V) 1.65 Rating Catalog Features Fail-safe, POR Iq per channel (typ) (mA) 0.016 Vos (offset voltage at 25°C) (max) (mV) 1.5 Rail-to-rail In Operating temperature range (°C) -40 to 125 Input bias current (±) (max) (nA) 0.005 VICR (max) (V) 5.5 VICR (min) (V) 0 TI functional safety category Functional Safety-Capable
SOIC (D) 14 51.9 mm² 8.65 x 6 SOT-23-THN (DYY) 14 13.692 mm² 4.2 x 3.26 TSSOP (PW) 14 32 mm² 5 x 6.4 WQFN (RTE) 16 9 mm² 3 x 3
  • 1.65 V to 5.5 V supply range
  • Precision input offset voltage 300 µV
  • Power-on Reset (POR) for known start-up
  • Rail-to-Rail input with fault-tolerance
  • 100 ns typical propagation delay
  • Low quiescent current 16 µA per channel
  • Low input bias current 5 pA
  • Open-drain output option (TLV902x)
  • Push-pull output option (TLV903x)
  • Full -40°C to +125°C temperature range
  • 2 kV ESD protection
  • Alternate Single Pinout (TLV90x0)

  • 1.65 V to 5.5 V supply range
  • Precision input offset voltage 300 µV
  • Power-on Reset (POR) for known start-up
  • Rail-to-Rail input with fault-tolerance
  • 100 ns typical propagation delay
  • Low quiescent current 16 µA per channel
  • Low input bias current 5 pA
  • Open-drain output option (TLV902x)
  • Push-pull output option (TLV903x)
  • Full -40°C to +125°C temperature range
  • 2 kV ESD protection
  • Alternate Single Pinout (TLV90x0)

The TLV902x and TLV903x are a family of dual and quad channel comparators. The family offers low input offset voltage, fault-tolerant inputs and a excellent speed-to-power combination with a propagation delay of 100 ns with a quiescent supply current of only 18 µA per channel.

The family also includes a Power-on Reset (POR) feature that ensures the output is in a known state until the minimum supply voltage has been reached to prevent output transients during system power-up and power-down.

These comparators also feature fault-tolerant inputs that can go up to 6-V without damage with no output phase inversion. This makes this family of comparators designed for precision voltage monitoring in harsh, noisy environments.

The TLV902x have an open-drain output that may be pulled-up below or beyond the supply voltage, making it appropriate for low voltage logic translators.

The TLV903x have a push-pull output stage capable of sinking and sourcing many milliamps of current to drive LEDs or a capacitive load such as a MOSFET gate.

The TLV90x0 and TLV90x1 are alternate pinouts of the single device.

The family is specified for the Industrial temperature range of -40°C to +125°C and are available in a standard leaded and leadless packages.

The TLV902x and TLV903x are a family of dual and quad channel comparators. The family offers low input offset voltage, fault-tolerant inputs and a excellent speed-to-power combination with a propagation delay of 100 ns with a quiescent supply current of only 18 µA per channel.

The family also includes a Power-on Reset (POR) feature that ensures the output is in a known state until the minimum supply voltage has been reached to prevent output transients during system power-up and power-down.

These comparators also feature fault-tolerant inputs that can go up to 6-V without damage with no output phase inversion. This makes this family of comparators designed for precision voltage monitoring in harsh, noisy environments.

The TLV902x have an open-drain output that may be pulled-up below or beyond the supply voltage, making it appropriate for low voltage logic translators.

The TLV903x have a push-pull output stage capable of sinking and sourcing many milliamps of current to drive LEDs or a capacitive load such as a MOSFET gate.

The TLV90x0 and TLV90x1 are alternate pinouts of the single device.

The family is specified for the Industrial temperature range of -40°C to +125°C and are available in a standard leaded and leadless packages.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳且具備與所比較裝置相同的功能
TLV9024 現行 高效能四路低電壓開漏比較器 Same functionality with open-drain output type
TLV9034-Q1 現行 具有 120 ns 延遲的車用 5.5-V、低壓、高效能四路推挽比較器 Automotive version

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet TLV902x and TLV903x Precision Comparator Family datasheet (Rev. F) PDF | HTML 2023年 3月 29日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

AMP-PDK-EVM — 放大器性能開發套件評估模組

放大器性能開發套件 (PDK) 是一款評估模組 (EVM) 套件,可測試通用運算放大器 (op amp) 參數,並與大多數運算放大器和比較器相容。EVM 套件提供主板和多個插槽式子卡選項,可滿足封裝需求,使工程師能夠快速評估和驗證裝置性能。

AMP-PDK-EVM 套件支援五種最熱門的業界標準封裝,包括:

  • D (SOIC-8 和 SOIC-14)
  • PW (TSSOP-14)
  • DGK (VSSOP-8)
  • DBV (SOT23-5 和 SOT23-6)
  • DCK (SC70-5 和 SC70-6)
使用指南: PDF | HTML
開發板

DIP-ADAPTER-EVM — DIP 轉接器評估模組

Speed up your op amp prototyping and testing with the DIP-Adapter-EVM, which provides a fast, easy and inexpensive way to interface with small, surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them directly to existing circuits.

The (...)

使用指南: PDF
TI.com 無法提供
開發板

SMALL-AMP-DIP-EVM — 適用於採用小尺寸封裝之運算放大器的評估模組

SMALL-AMP-DIP-EVM 提供快速簡易方式,與許多業界標準小型封裝進行介接,因而加速小型封裝運算放大器原型設計。SMALL-AMP-DIP-EVM 支援八個小型封裝選項,包括 DPW-5 (X2SON)、DSG-8 (WSON)、DCN-8 (SOT)、DDF-8 (SOT)、RUG-10 (X2QFN)、RUC-14 (X2QFN)、RGY-14 (VQFN) 和 RTE-16 (WQFN)。

使用指南: PDF
TI.com 無法提供
模擬型號

PSpice Model for TLV9034

SNOM701.ZIP (18 KB) - PSpice Model
模擬型號

TLV903x and TLV903x-Q1 PSpice Model (Rev. A)

SNOM719A.ZIP (73 KB) - PSpice Model
模擬型號

TLV903x and TLV903x-Q1 TINA-TI Spice Model (Rev. A)

SNOM723A.ZIP (9 KB) - TINA-TI Spice Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 14 Ultra Librarian
SOT-23-THN (DYY) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian
WQFN (RTE) 16 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片