TMS320DM355

Name: TMS320DM355
Brand: TI
SKU: TMS320DM355
Price: 17.103 USD

現行

數位媒體晶片系統 (DMSoC)

立即訂購

產品規格表

document-pdfAcrobat TMS320DM355 Digital Media System-on-Chip (DMSoC) datasheet (Rev. G) (英文)

勘誤表

document-pdfAcrobat
TMS320DM355 Digital Media System-on-Chip Silicon Errata (Revs 1.1, 1.3 and 1.4) (Rev. E) (英文)

TMS320DM355

現行

產品規格表

立即訂購

產品詳細資料

DSP type

0

Operating system

Integrity, Linux, Neutrino, PrOS, Windows Embedded CE

Rating

Catalog

Operating temperature range (°C)

-40 to 100

DSP type

0

Operating system

Integrity, Linux, Neutrino, PrOS, Windows Embedded CE

Rating

Catalog

Operating temperature range (°C)

-40 to 100

NFBGA (ZCE)

337

169 mm² 13 x 13

Get started today with production-ready, easy-to-use audio and video codecs for digital media processors based on DaVinci™ technology. Also available are various O/S Board Support Packages and software updates. All codecs are available for FREE evaluation. REQUEST FREE SOFTWARE!
High-Performance Digital Media System-on-Chip (DMSoC)
Up to 270-MHz ARM926EJ-S™ Clock Rate
MPEG4/JPEG Coprocessor Supports
- Up to 720p MPEG4 SP
- Up to 50M Pixels per Second JPEG
Video Processing Subsystem
- Hardware IPIPE for Real-Time Image Processing
- Up to 14-bit CCD/CMOS Digital Interface
- Histogram Module
- Resize Image 1/16x to 8x
- Hardware On-Screen Display
- Supports digital HDTV (720p/1080i) output for connection to external encoder
Peripherals include DDR and mDDR SDRAM, 2 MMC/SD/SDIO and SmartMedia Flash Card Interfaces, USB 2.0, 3 UARTs and 3 SPIs
Configurable Power-Saving Modes
On-Chip ARM ROM Bootloader (RBL) to Boot From NAND Flash, MMC/SD, or UART
Extended Temperature 135- and 216-MHz Devices are Available
3.3-V and 1.8-V I/O, 1.3-V Core
Debug Interface Support
337-Pin Ball Grid Array at 65 nm Process Technology
High-Performance Digital Media System-on-Chip
- 135-, 216-, and 270-MHz ARM926EJ-S Clock Rate
- Fully Software-Compatible With ARM9
- Extended Temperature support for 135- and 216-Mhz Devices are Available
ARM926EJ-S Core
- Support for 32-Bit and 16-Bit (Thumb Mode) Instruction Sets
- DSP Instruction Extensions and Single Cycle MAC
- ARM® Jazelle® Technology
- EmbeddedICE-RT™ Logic for Real-Time Debug
ARM9 Memory Architecture
- 16K-Byte Instruction Cache
- 8K-Byte Data Cache
- 32K-Byte RAM
- 8K-Byte ROM
- Little Endian
MPEG4/JPEG Coprocessor
- Fixed Function Coprocessor Supports:
  - MPEG4 SP Codec at HD (720p), D1, VGA, SIF
  - JPEG Codec up to 50M Pixels per Second
Video Processing Subsystem
- Front End Provides:
  - Hardware IPIPE for Real-Time Processing
  - up to 14-bit CCD/CMOS Digital Interface
  - 16-/8-bit Generic YcBcR-4:2 Interface (BT.601)
  - 10-/8-bit CCIR6565/BT655 Interface
  - Up to 75-MHz Pixel Clock
  - Histogram Module
  - Resize Engine
    - Resize Images From 1/16x to 8x
    - Separate Horizontal/Vertical Control
    - Two Simultaneous Output Paths
- Back End Provides:
  - Hardware On-Screen Display (OSD)
  - Composite NTSC/PAL video encoder output
  - 8-/16-bit YCC and Up to 18-Bit RGB666 Digital Output
  - BT.601/BT.656 Digital YCbCr 4:2:2 (8-/16-Bit) Interface
  - Supports digital HDTV (720p/1080i) output for connection to external encoder
External Memory Interfaces (EMIFs)
- DDR2 and mDDR SDRAM 16-bit wide EMIF With 256 MByte Address Space (1.8-V I/O)
- Asynchronous16-/8-bit Wide EMIF (AEMIF)
  - Flash Memory Interfaces
    - NAND (8-/16-bit Wide Data)
    - OneNAND(16-bit Wide Data)
Flash Card Interfaces
- Two Multimedia Card (MMC) / Secure Digital (SD/SDIO)
- SmartMedia
Enhanced Direct-Memory-Access (EDMA) Controller (64 Independent Channels)
USB Port with Integrated 2.0 High-Speed PHY that Supports
- USB 2.0 Full and High-Speed Device
- USB 2.0 Low, Full, and High-Speed Host
Three 64-Bit General-Purpose Timers (each configurable as two 32-bit timers)
One 64-Bit Watch Dog Timer
Three UARTs (One fast UART with RTS and CTS Flow Control)
Three Serial Port Interfaces (SPI) each with two Chip-Selects
One Master/Slave Inter-Integrated Circuit (I²C) Bus®
Two Audio Serial Port (ASP)
- I2S and TDM I2S
- AC97 Audio Codec Interface
- S/PDIF via Software
- Standard Voice Codec Interface (AIC12)
- SPI Protocol (Master Mode Only)
Four Pulse Width Modulator (PWM) Outputs
Four RTO (Real Time Out) Outputs
Up to 104 General-Purpose I/O (GPIO) Pins (Multiplexed with Other Device Functions)
On-Chip ARM ROM Bootloader (RBL) to Boot From NAND Flash, MMC/SD, or UART
Configurable Power-Saving Modes
Crystal or External Clock Input (typically 24 MHz or 36 MHz)
Flexible PLL Clock Generators
Debug Interface Support
- IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
- ETB (Embedded Trace Buffer) with 4K-Bytes Trace Buffer memory
- Device Revision ID Readable by ARM
337-Pin Ball Grid Array (BGA) Package (ZCE Suffix), 0.65-mm Ball Pitch
90nm Process Technology
3.3-V and 1.8-V I/O, 1.3-V Internal

Windows is a trademark of Microsoft.
All other trademarks are the property of their respective owners.

Get started today with production-ready, easy-to-use audio and video codecs for digital media processors based on DaVinci™ technology. Also available are various O/S Board Support Packages and software updates. All codecs are available for FREE evaluation. REQUEST FREE SOFTWARE!
High-Performance Digital Media System-on-Chip (DMSoC)
Up to 270-MHz ARM926EJ-S™ Clock Rate
MPEG4/JPEG Coprocessor Supports
- Up to 720p MPEG4 SP
- Up to 50M Pixels per Second JPEG
Video Processing Subsystem
- Hardware IPIPE for Real-Time Image Processing
- Up to 14-bit CCD/CMOS Digital Interface
- Histogram Module
- Resize Image 1/16x to 8x
- Hardware On-Screen Display
- Supports digital HDTV (720p/1080i) output for connection to external encoder
Peripherals include DDR and mDDR SDRAM, 2 MMC/SD/SDIO and SmartMedia Flash Card Interfaces, USB 2.0, 3 UARTs and 3 SPIs
Configurable Power-Saving Modes
On-Chip ARM ROM Bootloader (RBL) to Boot From NAND Flash, MMC/SD, or UART
Extended Temperature 135- and 216-MHz Devices are Available
3.3-V and 1.8-V I/O, 1.3-V Core
Debug Interface Support
337-Pin Ball Grid Array at 65 nm Process Technology
High-Performance Digital Media System-on-Chip
- 135-, 216-, and 270-MHz ARM926EJ-S Clock Rate
- Fully Software-Compatible With ARM9
- Extended Temperature support for 135- and 216-Mhz Devices are Available
ARM926EJ-S Core
- Support for 32-Bit and 16-Bit (Thumb Mode) Instruction Sets
- DSP Instruction Extensions and Single Cycle MAC
- ARM® Jazelle® Technology
- EmbeddedICE-RT™ Logic for Real-Time Debug
ARM9 Memory Architecture
- 16K-Byte Instruction Cache
- 8K-Byte Data Cache
- 32K-Byte RAM
- 8K-Byte ROM
- Little Endian
MPEG4/JPEG Coprocessor
- Fixed Function Coprocessor Supports:
  - MPEG4 SP Codec at HD (720p), D1, VGA, SIF
  - JPEG Codec up to 50M Pixels per Second
Video Processing Subsystem
- Front End Provides:
  - Hardware IPIPE for Real-Time Processing
  - up to 14-bit CCD/CMOS Digital Interface
  - 16-/8-bit Generic YcBcR-4:2 Interface (BT.601)
  - 10-/8-bit CCIR6565/BT655 Interface
  - Up to 75-MHz Pixel Clock
  - Histogram Module
  - Resize Engine
    - Resize Images From 1/16x to 8x
    - Separate Horizontal/Vertical Control
    - Two Simultaneous Output Paths
- Back End Provides:
  - Hardware On-Screen Display (OSD)
  - Composite NTSC/PAL video encoder output
  - 8-/16-bit YCC and Up to 18-Bit RGB666 Digital Output
  - BT.601/BT.656 Digital YCbCr 4:2:2 (8-/16-Bit) Interface
  - Supports digital HDTV (720p/1080i) output for connection to external encoder
External Memory Interfaces (EMIFs)
- DDR2 and mDDR SDRAM 16-bit wide EMIF With 256 MByte Address Space (1.8-V I/O)
- Asynchronous16-/8-bit Wide EMIF (AEMIF)
  - Flash Memory Interfaces
    - NAND (8-/16-bit Wide Data)
    - OneNAND(16-bit Wide Data)
Flash Card Interfaces
- Two Multimedia Card (MMC) / Secure Digital (SD/SDIO)
- SmartMedia
Enhanced Direct-Memory-Access (EDMA) Controller (64 Independent Channels)
USB Port with Integrated 2.0 High-Speed PHY that Supports
- USB 2.0 Full and High-Speed Device
- USB 2.0 Low, Full, and High-Speed Host
Three 64-Bit General-Purpose Timers (each configurable as two 32-bit timers)
One 64-Bit Watch Dog Timer
Three UARTs (One fast UART with RTS and CTS Flow Control)
Three Serial Port Interfaces (SPI) each with two Chip-Selects
One Master/Slave Inter-Integrated Circuit (I²C) Bus®
Two Audio Serial Port (ASP)
- I2S and TDM I2S
- AC97 Audio Codec Interface
- S/PDIF via Software
- Standard Voice Codec Interface (AIC12)
- SPI Protocol (Master Mode Only)
Four Pulse Width Modulator (PWM) Outputs
Four RTO (Real Time Out) Outputs
Up to 104 General-Purpose I/O (GPIO) Pins (Multiplexed with Other Device Functions)
On-Chip ARM ROM Bootloader (RBL) to Boot From NAND Flash, MMC/SD, or UART
Configurable Power-Saving Modes
Crystal or External Clock Input (typically 24 MHz or 36 MHz)
Flexible PLL Clock Generators
Debug Interface Support
- IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
- ETB (Embedded Trace Buffer) with 4K-Bytes Trace Buffer memory
- Device Revision ID Readable by ARM
337-Pin Ball Grid Array (BGA) Package (ZCE Suffix), 0.65-mm Ball Pitch
90nm Process Technology
3.3-V and 1.8-V I/O, 1.3-V Internal

Windows is a trademark of Microsoft.
All other trademarks are the property of their respective owners.

The DM355 is a highly integrated, programmable platform for digital still camera, digital photo frames, IP security cameras, 4-channel digital video recorders, video door bell application, and other low cost portable digital video applications. Designed to offer portable video designers and manufacturers the ability to produce affordable portable digital video solutions with high picture quality, the DM355 combines high performance MPEG4 HD (720p) codecs and JPEG codecs up to 50M pixels per second, high quality, and low power consumption at a very low price point. The DM355 also enables seamless interface to most additional external devices required for a complete digital camera implementation. The interface is flexible enough to support various types of CCD and CMOS sensors, signal conditioning circuits, power management, DDR/mDDR memory, SRAM, NAND, shutter, Iris and auto-focus motor controls, etc.

The DM355 processor core is an ARM926EJ-S RISC processor. The ARM926EJ-S is a 32-bit processor core that performs 32-bit and 16-bit instructions and processes 32-bit, 16-bit, and 8-bit data. The core uses pipelining so that all parts of the processor and memory system can operate continuously. The ARM core incorporates:

A coprocessor 15 (CP15) and protection module
Data and program Memory Management Units (MMUs) with table look-aside buffers.
Separate 16K-byte instruction and 8K-byte data caches. Both are four-way associative with virtual index virtual tag (VIVT).

DM355 performance is enhanced by its MPEG4/JPEG coprocessor. The MPEG4/JPEG coprocessor performs the computational operations required for image processing; JPEG compression and MPEG4 video and imaging standard. The MPEG4/JPEG coprocessor supports MPEG4 SP at HD (720p), D1, VGA, SIF encode/decode resolutions and JPEG encode/decode up to 50M pixels per second.

The DM355 device has a Video Processing Subsystem (VPSS) with two configurable video/imaging peripherals:

A Video Processing Front-End (VPFE)
A Video Processing Back-End (VPBE)

The VPFE port provides an interface for CCD/CMOS imager modules and video decoders. The VPBE provides hardware On Screen Display (OSD) support and composite NTSC/PAL and digital LCD output.

The DM355 peripheral set includes:

An inter-integrated circuit (I2C) Bus interface
Two audio serial ports (ASP)
Three 64-bit general-purpose timers each configurable as two independent 32-bit timers
A 64-bit watchdog timer
Up to 104-pins of general-purpose input/output (GPIO) with programmable interrupt/event generation modes, multiplexed with other peripherals
Three UARTs with hardware handshaking support on one UART
Three serial port Interfaces (SPI)
Four pulse width modulator (PWM) peripherals
Four real time out (RTO) outputs
Two Multi-Media Card / Secure Digital (MMC/SD/SDIO) interfaces
Wireless interfaces (Bluetooth, WLAN, WUSB) through SDIO
A USB 2.0 full and high-speed device and host interface
Two external memory interfaces:
- An asynchronous external memory interface (AEMIF) for slower memories/peripherals such as NAND and OneNAND.
- A high speed synchronous memory interface for DDR2/mDDR.

For software development support the DM355 has a complete set of ARM development tools which include: C compilers, assembly optimizers to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

The DM355 is a highly integrated, programmable platform for digital still camera, digital photo frames, IP security cameras, 4-channel digital video recorders, video door bell application, and other low cost portable digital video applications. Designed to offer portable video designers and manufacturers the ability to produce affordable portable digital video solutions with high picture quality, the DM355 combines high performance MPEG4 HD (720p) codecs and JPEG codecs up to 50M pixels per second, high quality, and low power consumption at a very low price point. The DM355 also enables seamless interface to most additional external devices required for a complete digital camera implementation. The interface is flexible enough to support various types of CCD and CMOS sensors, signal conditioning circuits, power management, DDR/mDDR memory, SRAM, NAND, shutter, Iris and auto-focus motor controls, etc.

The DM355 processor core is an ARM926EJ-S RISC processor. The ARM926EJ-S is a 32-bit processor core that performs 32-bit and 16-bit instructions and processes 32-bit, 16-bit, and 8-bit data. The core uses pipelining so that all parts of the processor and memory system can operate continuously. The ARM core incorporates:

A coprocessor 15 (CP15) and protection module
Data and program Memory Management Units (MMUs) with table look-aside buffers.
Separate 16K-byte instruction and 8K-byte data caches. Both are four-way associative with virtual index virtual tag (VIVT).

DM355 performance is enhanced by its MPEG4/JPEG coprocessor. The MPEG4/JPEG coprocessor performs the computational operations required for image processing; JPEG compression and MPEG4 video and imaging standard. The MPEG4/JPEG coprocessor supports MPEG4 SP at HD (720p), D1, VGA, SIF encode/decode resolutions and JPEG encode/decode up to 50M pixels per second.

The DM355 device has a Video Processing Subsystem (VPSS) with two configurable video/imaging peripherals:

A Video Processing Front-End (VPFE)
A Video Processing Back-End (VPBE)

The VPFE port provides an interface for CCD/CMOS imager modules and video decoders. The VPBE provides hardware On Screen Display (OSD) support and composite NTSC/PAL and digital LCD output.

The DM355 peripheral set includes:

An inter-integrated circuit (I2C) Bus interface
Two audio serial ports (ASP)
Three 64-bit general-purpose timers each configurable as two independent 32-bit timers
A 64-bit watchdog timer
Up to 104-pins of general-purpose input/output (GPIO) with programmable interrupt/event generation modes, multiplexed with other peripherals
Three UARTs with hardware handshaking support on one UART
Three serial port Interfaces (SPI)
Four pulse width modulator (PWM) peripherals
Four real time out (RTO) outputs
Two Multi-Media Card / Secure Digital (MMC/SD/SDIO) interfaces
Wireless interfaces (Bluetooth, WLAN, WUSB) through SDIO
A USB 2.0 full and high-speed device and host interface
Two external memory interfaces:
- An asynchronous external memory interface (AEMIF) for slower memories/peripherals such as NAND and OneNAND.
- A high speed synchronous memory interface for DDR2/mDDR.

For software development support the DM355 has a complete set of ARM development tools which include: C compilers, assembly optimizers to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

filter

尋找其它數位訊號處理器 (DSP)

下載觀看有字幕稿的影片影片

TI 不提供直接設計支援

此產品沒有 TI 針對新專案提供的持續直接設計支援，例如新內容或軟體更新。若有提供相關的現有相關資訊、軟體和工具，您可在產品資料夾中找到前述項目。您也可以在 TI E2E^TM 支援論壇中搜尋封存的資訊。

技術文件

star

=TI 所選的此產品重要文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 40

	類型	標題		日期
*	Data sheet	TMS320DM355 Digital Media System-on-Chip (DMSoC) datasheet (Rev. G)		2010年 6月 24日
*	Errata	TMS320DM355 Digital Media System-on-Chip Silicon Errata (Revs 1.1, 1.3 and 1.4) (Rev. E)		2010年 6月 24日
	Application note	High-Speed Interface Layout Guidelines (Rev. J)	PDF \| HTML	2023年 2月 24日
	User guide	SYS/BIOS (TI-RTOS Kernel) User's Guide (Rev. V)		2020年 6月 1日
	Application note	Powering the TMS320DM335 and TMS320DM355 with the TPS650061		2011年 10月 13日
	Application note	Migrating From TMS320DM35x to TMS320DM36x Devices (Rev. A)		2011年 6月 2日
	Product overview	Multi-Megapixel Reference Designs (Rev. A)		2011年 3月 22日
	Application note	Migrating From TMS320DM355/335 Silicon Revision 1.1 to 1.3 or 1.4 (Rev. B)		2011年 1月 5日
	User guide	TMS320DM35x DMSoC Pulse-Width Modulator (PWM) User's Guide (Rev. B)		2010年 8月 25日
	User guide	TMS320DM355 Digital Media System-on-Chip ARM Subsystem Reference Guide (Rev. A)		2010年 8月 4日
	Application note	TMS320DM355 Power Consumption for Common Application Usage Scenarios (Rev. A)		2010年 7月 16日
	More literature	TMS320DM3x DaVinci Video Processors		2010年 4月 11日
	Application note	USB Compliance Checklist (Rev. A)		2010年 3月 10日
	Application note	Implementing DDR2/mDDR PCB Layout on the TMS320DM35x DMSoC (Rev. D)		2009年 11月 11日
	Application note	LSP 2.10 DaVinci Linux Drivers (Rev. A)		2009年 7月 8日
	More literature	TMS320DM3x Highlights		2009年 3月 3日
	More literature	Complimentary Analog Devices for DM355 Digital Media Processor		2009年 2月 17日
	User guide	TMS320DM355 DVEVM v1.30 Getting Started Guide (Rev. B)		2008年 12月 31日
	User guide	TMS320DM35x Digital Media System-on-Chip Video Processing Back End (VPBE) RG (Rev. C)		2008年 10月 16日
	More literature	DaVinci Technology Overview Brochure (Rev. B)		2008年 9月 27日
	Application note	Migrating from EDMA v2.0 to EDMA v3.0 TMS320C64X DSP (Rev. A)		2008年 8月 21日
	Application note	TMS320DM355 DSP Power Reference Design PR742 (Rev. A)		2008年 8月 8日
	Application note	Understanding TI's PCB Routing Rule-Based DDR Timing Specification (Rev. A)		2008年 7月 17日
	User guide	TMS320DM35x Digital Media System-on-Chip Video Processing Front End (VPFE) RG (Rev. A)		2008年 6月 30日
	Application note	Building a Small Embedded Linux Kernel Example (Rev. A)		2008年 5月 27日
	User guide	TMS320DM35x DMSoC General-Purpose Input/Output (GPIO) User's Guide (Rev. B)		2008年 3月 18日
	User guide	TMS320DM35x DMSoC Universal Serial Bus (USB) User's Guide (Rev. C)		2008年 3月 13日
	User guide	TMS320DM355 DMSoC Peripherals Overview Reference Guide (Rev. A)		2007年 12月 7日
	User guide	TMS320DM35x DMSoC Multimedia Card(MMC)/Secure Digital(SD)(SDIO) Card Controller (Rev. C)		2007年 11月 28日
	User guide	TMS320DM35x DMSoC DDR2/mDDR Memory Controller Reference Guide (Rev. D)		2007年 11月 19日
	User guide	TMS320DM35x DMSoC Asynchronous External Memory Interface (EMIF) User's Guide (Rev. B)		2007年 10月 23日
	User guide	TMS320DM35x DMSoC Enhanced DMA (EDMA) User's Guide (Rev. A)		2007年 10月 23日
	User guide	TMS320DM35x DMSoC Serial Peripheral Interface (SPI) User's Guide (Rev. B)		2007年 10月 16日
	More literature	TMS320DM355 DaVinci FAQ (Rev. A)		2007年 9月 27日
	User guide	TMS320DM35x Audio Serial Port (ASP) Reference Guide (Rev. C)		2007年 9月 4日
	User guide	TMS320DM35x DMSoC Inter-Integrated Circuit (I2C) Module User's Guide (Rev. A)		2007年 9月 4日
	User guide	TMS320DM35x DMSoC Timer/Watchdog Timer User's Guide (Rev. A)		2007年 9月 4日
	User guide	TMS320DM35x DMSoC Universal Asynchronous Receiver/Transmitter (UART) UG (Rev. B)		2007年 9月 4日
	User guide	TMS320DM35x Digital Media System-on-Chip Real Time Out (RTO) Reference Guide		2007年 9月 4日
	More literature	DaVinci Newsletter - Fall 2007 Issue (Rev. B)		2007年 8月 14日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

偵錯探測器

TMDSEMU200-U — XDS200 USB 偵錯探測器

XDS200 是為 TI 嵌入式裝置偵錯的偵錯探測器 (模擬器)。與低成本 XDS110 和高效能 XDS560v2 相比，XDS200 是兼具低成本與優異效能的完美平衡，可在單一 pod 中支援各種標準 (IEEE1149.1、IEEE1149.7、SWD)。所有 XDS 偵錯探測器均支援具嵌入式追踪緩衝區 (ETB) 的 Arm® 與 DSP 處理器中的核心和系統追蹤功能。透過針腳進行核心追蹤則需要 XDS560v2 PRO TRACE。

XDS200 透過 TI 20 針腳連接器 (配備適用 TI 14 針腳、Arm Cortex® 10 針腳和 Arm 20 針腳的多重轉接器) (...)

TI.com 無法提供

偵錯探測器

TMDSEMU560V2STM-U — XDS560v2 System Trace USB 偵錯探測器

XDS560v2 是 XDS560™ 偵錯探測器系列的最高性能表現，支援傳統 JTAG 標準 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。請注意，序列線偵錯 (SWD) 不受支援。

所有 XDS 偵錯探測器均支援所有具有嵌入式追踪緩衝區 (ETB) 的 ARM 和 DSP 處理器中的核心和系統追蹤功能。對於針腳追蹤則需要 XDS560v2 PRO TRACE。

XDS560v2 透過 MIPI HSPT 60 針腳接頭 (具有用於 TI 14 針腳、TI 20 針腳和 ARM 20 針腳的多轉接器) 連接到目標電路板，並透過 USB2.0 高速 (480Mbps) (...)

TI.com 無法提供

偵錯探測器

TMDSEMU560V2STM-UE — XDS560v2 System Trace USB 與乙太網路偵錯探測器

The XDS560v2 is the highest performance of the XDS560™ family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7). Note that it does not support serial wire debug (SWD).

All XDS debug probes support Core and System Trace in all ARM and DSP processors (...)

TI.com 無法提供

軟體開發套件 (SDK)

LINUXDVSDK-DV — Linux 數位視訊軟體開發套件 (DVSDK) v2x/v3x - DaVinci 數位媒體處理器

Effective Oct 2010 - Linux DVSDK v4 has been released. For DaVinci™ devices not listed above, search TI.com for your device part number; This product page will have a link to your current DVSDK.

The Linux™ Digital Video Software Development Kits (DVSDKs) enable DaVinci system integrators to (...)

View Options

應用軟體及架構

TMDMFP — 多媒體框架產品 (MFP) - 轉碼器引擎、框架元件和 XDAIS

Multimedia Framework Products (MFP)

A major advantage of programmable signal processors over fixed-function devices is their ability to accelerate multiple multimedia functions and provide flexible environments to enable user customization. However, sharing scarce embedded hardware resources between (...)

使用指南: PDF

View Options

作業系統 (OS)

MG-3P-NUCLEUS-RTOS — Mentor Graphics Nucleus RTOS

Software driven power management is crucial for battery operated or low power budget embedded systems. Embedded developers can now take advantage of the latest power saving features in popular TI devices with the built-in Power Management Framework in the Nucleus RTOS. Developers specify (...)

從：Mentor Graphics Corporation

造訪合作夥伴網站

模擬型號