Home Interface LVDS, M-LVDS & PECL ICs
Home
Interface
LVDS, M-LVDS & PECL ICs

SN65LVCP402

ACTIVE

2 x 2 gigabit crosspoint switch

Order now
Data sheet

SN65LVCP402

ACTIVE
Data sheet Order now

Product details

Function Crosspoint Protocols CML, VML Number of transmitters 2 Number of receivers 2 Supply voltage (V) 3.3 Signaling rate (Mbps) 4250 Input signal CML, VML Output signal VML Rating Catalog Operating temperature range (°C) -40 to 85
Function Crosspoint Protocols CML, VML Number of transmitters 2 Number of receivers 2 Supply voltage (V) 3.3 Signaling rate (Mbps) 4250 Input signal CML, VML Output signal VML Rating Catalog Operating temperature range (°C) -40 to 85
VQFN (RGE) 24 16 mm² 4 x 4
  • Up to 4.25 Gbps Operation
  • Non-blocking Architecture Allows Each Output to be Connected to Any Input
  • 30 ps of Deterministic Jitter
  • Selectable Transmit Pre-Emphasis Per Lane
  • Receive Equalization
  • Available Packaging 24 Pin QFN
  • Propagation Delay Times: 500 ps Typical
  • Inputs Electrically Compatible With CML Signal Levels
  • Operates From a Single 3.3-V Supply
  • Ability to 3-STATE Outputs
  • Low Power: 290 mW (typ)
  • Integrated Termination Resistors
  • APPLICATIONS
    • Clock Buffering/Clock MUXing
    • Wireless Base Stations
    • High-Speed Network Routing
    • Telecom/Datacom
    • XAUI 802.3ae Protocol Backplane Redundancy
  • Up to 4.25 Gbps Operation
  • Non-blocking Architecture Allows Each Output to be Connected to Any Input
  • 30 ps of Deterministic Jitter
  • Selectable Transmit Pre-Emphasis Per Lane
  • Receive Equalization
  • Available Packaging 24 Pin QFN
  • Propagation Delay Times: 500 ps Typical
  • Inputs Electrically Compatible With CML Signal Levels
  • Operates From a Single 3.3-V Supply
  • Ability to 3-STATE Outputs
  • Low Power: 290 mW (typ)
  • Integrated Termination Resistors
  • APPLICATIONS
    • Clock Buffering/Clock MUXing
    • Wireless Base Stations
    • High-Speed Network Routing
    • Telecom/Datacom
    • XAUI 802.3ae Protocol Backplane Redundancy

The SN65LVCP402 is a 2x2 non-blocking crosspoint switch in a flow-through pin-out allowing for ease in PCB layout. VML signaling is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 2:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve the high signaling speeds while maintaining low signal skews. The SN65LVCP402 incorporates 100- termination resistors for those applications where board space is a premium. Built-in transmit pre-emphasis and receive equalization for superior signal integrity performance.

The SN65LVCP402 is characterized for operation from -40°C to 85°C.

The SN65LVCP402 is a 2x2 non-blocking crosspoint switch in a flow-through pin-out allowing for ease in PCB layout. VML signaling is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 2:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve the high signaling speeds while maintaining low signal skews. The SN65LVCP402 incorporates 100- termination resistors for those applications where board space is a premium. Built-in transmit pre-emphasis and receive equalization for superior signal integrity performance.

The SN65LVCP402 is characterized for operation from -40°C to 85°C.
filter Find other LVDS, M-LVDS & PECL ICs
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet Gbps 2 x 2 Crosspoint Switch datasheet (Rev. A) 27 Jan 2009

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View Options
Package Pins CAD symbols, footprints & 3D models
VQFN (RGE) 24 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos