TLIN2022A-Q1

ACTIVE

Fault protected dual local interconnect Network (LIN) transceiver with dominant state timeout

TLIN2022A-Q1

ACTIVE

Product details

Protocols LIN Number of channels 2 Supply voltage (V) 4 to 45 Bus fault voltage (V) -60 to 60 Signaling rate (max) (bps) 20000 Rating Automotive
Protocols LIN Number of channels 2 Supply voltage (V) 4 to 45 Bus fault voltage (V) -60 to 60 Signaling rate (max) (bps) 20000 Rating Automotive
SOIC (D) 14 51.9 mm² 8.65 x 6 VSON (DMT) 14 13.5 mm² 4.5 x 3
  • AEC-Q100 (grade 1) qualified for automotive applications
  • Compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2 A and ISO/DIS 17987–4 electrical physical layer (EPL) specification
  • Conforms to SAE J2602-1 LIN network for vehicle applications
  • Functional Safety-Capable
  • Supports 12-V and 24-V battery applications
  • LIN transmit data rate up to 20 kbps
  • LIN receive data rate up to 100 kbps
  • Wide operational supply voltage range from 4 V to 48 V
  • Sleep mode: ultra-low current consumption allows wake-up event from:
    • LIN bus
    • Local wake up through EN
  • Power up and power down glitch-free operation on LIN bus and RXD output
  • Protection features:
    • ±60 V LIN bus fault tolerant
    • Undervoltage protection on VSUP
    • TXD Dominant time out protection (DTO)
    • Thermal shutdown protection
    • Unpowered node or ground disconnection failsafe at system level.
  • Available in SOIC (14) package and leadless VSON (14) Package with wettable flanks
  • AEC-Q100 (grade 1) qualified for automotive applications
  • Compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2 A and ISO/DIS 17987–4 electrical physical layer (EPL) specification
  • Conforms to SAE J2602-1 LIN network for vehicle applications
  • Functional Safety-Capable
  • Supports 12-V and 24-V battery applications
  • LIN transmit data rate up to 20 kbps
  • LIN receive data rate up to 100 kbps
  • Wide operational supply voltage range from 4 V to 48 V
  • Sleep mode: ultra-low current consumption allows wake-up event from:
    • LIN bus
    • Local wake up through EN
  • Power up and power down glitch-free operation on LIN bus and RXD output
  • Protection features:
    • ±60 V LIN bus fault tolerant
    • Undervoltage protection on VSUP
    • TXD Dominant time out protection (DTO)
    • Thermal shutdown protection
    • Unpowered node or ground disconnection failsafe at system level.
  • Available in SOIC (14) package and leadless VSON (14) Package with wettable flanks

The TLIN2022A-Q1 is a Dual Local Interconnect Network (LIN) physical layer transceiver with integrated wake-up and protection features, compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987–4 standards. LIN is a single wire bidirectional bus typically used for low speed in-vehicle networks using data rates up to 20 kbps. The TLIN2022A-Q1 is designed to support 12-V and 24-V applications with wider operating voltage and additional bus-fault protection.

The LIN receiver supports data rates up to 100 kbps for faster in-line programming. The TLIN2022A-Q1 converts the LIN protocol data stream on the TXD input into a LIN bus signal using a current-limited wave-shaping driver which reduces electromagnetic emissions (EME). The receiver converts the data stream to logic-level signals that are sent to the microprocessor through the open-drain RXD pin. Ultra-low current consumption is possible using the sleep mode which allows wake-up via LIN bus or EN pin.

The TLIN2022A-Q1 is a Dual Local Interconnect Network (LIN) physical layer transceiver with integrated wake-up and protection features, compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987–4 standards. LIN is a single wire bidirectional bus typically used for low speed in-vehicle networks using data rates up to 20 kbps. The TLIN2022A-Q1 is designed to support 12-V and 24-V applications with wider operating voltage and additional bus-fault protection.

The LIN receiver supports data rates up to 100 kbps for faster in-line programming. The TLIN2022A-Q1 converts the LIN protocol data stream on the TXD input into a LIN bus signal using a current-limited wave-shaping driver which reduces electromagnetic emissions (EME). The receiver converts the data stream to logic-level signals that are sent to the microprocessor through the open-drain RXD pin. Ultra-low current consumption is possible using the sleep mode which allows wake-up via LIN bus or EN pin.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet TLIN2022A-Q1 Dual Local Interconnect Network (LIN) Transceiver with Dominant State Timeout datasheet PDF | HTML 16 Feb 2021
Functional safety information TLIN2022A-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA PDF | HTML 16 Feb 2021

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

TLIN2029EVM — Fault-protected local interconnect network (LIN) transceiver with dominant state timeout EVM

This EVM helps designers evaluate device performance, support fast development and analyze automotive local interconnect network (LIN) systems using TLIN2029 LIN physical layer transceiver devices.
User guide: PDF | HTML
Not available on TI.com
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 14 Ultra Librarian
VSON (DMT) 14 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos