Produktdetails

Sample rate (max) (Msps) 160 Resolution (bps) 16 Number of input channels 2 Interface type DDR LVDS, Parallel LVDS Analog input BW (MHz) 1400 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2, 2.4 Power consumption (typ) (mW) 1340 Architecture Pipeline SNR (dB) 78 ENOB (bit) 12.3 SFDR (dB) 95 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 160 Resolution (bps) 16 Number of input channels 2 Interface type DDR LVDS, Parallel LVDS Analog input BW (MHz) 1400 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2, 2.4 Power consumption (typ) (mW) 1340 Architecture Pipeline SNR (dB) 78 ENOB (bit) 12.3 SFDR (dB) 95 Operating temperature range (°C) -40 to 85 Input buffer No
VQFNP (NKE) 68 100 mm² 10 x 10
  • Low Power Consumption
  • On-Chip Precision Reference and Sample-and-Hold Circuit
  • On-Chip Automatic Calibration During Power-Up
  • Dual Data Rate LVDS Output Port
  • Dual Supplies: 1.8V and 3.0V Operation
  • Selectable Input Range: 2.4 and 2.0 VPP
  • Sampling Edge Flipping with Clock Divider by 2 Option
  • Internal Clock Divide by 1 or 2
  • On-Chip Low Jitter Duty-Cycle Stabilizer
  • Power-Down and Sleep Modes
  • Output Fixed Pattern Generation
  • Output Clock Position Adjustment
  • 3-Wire SPI
  • Offset Binary or 2's Complement Data Format
  • 68-Pin VQFN Package (10x10x0.8, 0.5mm Pin-Pitch)

Key Specifications

  • Resolution: 16 Bits
  • Conversion Rate: 160 MSPS
  • SNR (@FIN = 30 MHz): 78 dBFS (typ)
  • SNR (@FIN = 197 MHz): 76 dBFS (typ)
  • SFDR (@FIN = 30 MHz): 95 dBFS (typ)
  • SFDR (@FIN = 197 MHz): 89 dBFS (typ)
  • Full Power Bandwidth: 1.4 GHz (typ)
  • Power Consumption:
    • Core per channel: 612 mW (typ)
    • LVDS Driver: 117 mW (typ)
    • Total: 1.3W (typ)
  • Operating Temperature Range (-40°C ~ 85°C)
  • Low Power Consumption
  • On-Chip Precision Reference and Sample-and-Hold Circuit
  • On-Chip Automatic Calibration During Power-Up
  • Dual Data Rate LVDS Output Port
  • Dual Supplies: 1.8V and 3.0V Operation
  • Selectable Input Range: 2.4 and 2.0 VPP
  • Sampling Edge Flipping with Clock Divider by 2 Option
  • Internal Clock Divide by 1 or 2
  • On-Chip Low Jitter Duty-Cycle Stabilizer
  • Power-Down and Sleep Modes
  • Output Fixed Pattern Generation
  • Output Clock Position Adjustment
  • 3-Wire SPI
  • Offset Binary or 2's Complement Data Format
  • 68-Pin VQFN Package (10x10x0.8, 0.5mm Pin-Pitch)

Key Specifications

  • Resolution: 16 Bits
  • Conversion Rate: 160 MSPS
  • SNR (@FIN = 30 MHz): 78 dBFS (typ)
  • SNR (@FIN = 197 MHz): 76 dBFS (typ)
  • SFDR (@FIN = 30 MHz): 95 dBFS (typ)
  • SFDR (@FIN = 197 MHz): 89 dBFS (typ)
  • Full Power Bandwidth: 1.4 GHz (typ)
  • Power Consumption:
    • Core per channel: 612 mW (typ)
    • LVDS Driver: 117 mW (typ)
    • Total: 1.3W (typ)
  • Operating Temperature Range (-40°C ~ 85°C)

The ADC16DV160 is a monolithic dual channel high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 160 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and external component count while providing excellent dynamic performance. Automatic power-up calibration enables excellent dynamic performance and reduces part-to-part variation, and the ADC16DV160 can be re-calibrated at any time through the 3-wire Serial Peripheral Interface (SPI). An integrated low noise and stable voltage reference and differential reference buffer amplifier eases board level design. The on-chip duty cycle stabilizer with low additive jitter allows a wide range of input clock duty cycles without compromising dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.4 GHz. The interface between the ADC16DV160 and a receiver block can be easily verified and optimized via fixed pattern generation and output clock position features. The digital data is provided via dual data rate LVDS outputs – making possible the 68-pin, 10 mm x 10 mm VQFN package. The ADC16DV160 operates on dual power supplies of +1.8V and +3.0V with a power-down feature to reduce power consumption to very low levels while allowing fast recovery to full operation.

The ADC16DV160 is a monolithic dual channel high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 160 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and external component count while providing excellent dynamic performance. Automatic power-up calibration enables excellent dynamic performance and reduces part-to-part variation, and the ADC16DV160 can be re-calibrated at any time through the 3-wire Serial Peripheral Interface (SPI). An integrated low noise and stable voltage reference and differential reference buffer amplifier eases board level design. The on-chip duty cycle stabilizer with low additive jitter allows a wide range of input clock duty cycles without compromising dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.4 GHz. The interface between the ADC16DV160 and a receiver block can be easily verified and optimized via fixed pattern generation and output clock position features. The digital data is provided via dual data rate LVDS outputs – making possible the 68-pin, 10 mm x 10 mm VQFN package. The ADC16DV160 operates on dual power supplies of +1.8V and +3.0V with a power-down feature to reduce power consumption to very low levels while allowing fast recovery to full operation.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 10
Typ Titel Datum
* Data sheet Dual Channel, 16-Bit, 160 MSPS Analog-to-Digital Converter with DDR LVDS Outputs datasheet (Rev. H) 19 Feb 2013
Application note Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A) 22 Mai 2015
Application note Signal Chain Noise Figure Analysis 29 Okt 2014
Application note Why Use Oversampling when Undersampling Can Do the Job? (Rev. A) 19 Jul 2013
EVM User's guide AN-1942 LMH6517 Evaluation Board (Rev. B) 26 Apr 2013
Application note AN-2177 Using the LMH6554 as a ADC Driver (Rev. A) 26 Apr 2013
Application note Between the Amplifier and ADC: Managing Filter Loss in Communications Systems (Rev. B) 26 Apr 2013
Application note Drivng HSpeed ADCs w/LMH6521 DVGA for High IF AC-Coupled Apps (Rev. A) 26 Apr 2013
User guide High-IF Sub-sampling Receiver Subsystem User Guide 27 Jan 2012
EVM User's guide ADC16DV160HFEB Evaluation Board User Guide 25 Jan 2012

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

ADC16DV160HFEB — ADC16DV160HFEB-Evaluierungsplatine

This Design Kit is designed to ease evaluation and design-in of Texas Instruments' ADC16DV160 Dual Channel 16-bit Analog-to-Digital Converter with DDR LVDS outputs, which operates at speeds up 160 Msps.

The evaluation board can be used by connecting the board to the WaveVision 5.1 Data Capture Board (...)

Benutzerhandbuch: PDF
Support-Software

WAVEVISION5 WaveVision 5 Software

WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.

While WaveVision 5 software (...)

Unterstützte Produkte und Hardware

Unterstützte Produkte und Hardware

Produkte
Highspeed-ADCs (≥ 10 MSPS)
ADC08D1020 Analog-zu-Digital-Wandler (ADC), 8 Bit, zweifach 1,0 GSPS oder einzeln 2,0 GSPS ADC08D1520 Analog-zu-Digital-Wandler (ADC), 8 Bit, zweifach 1,5 GSPS oder einzeln 3,0 GSPS ADC10D1000 Analog-zu-Digital-Wandler (ADC), 10 Bit, zweifach 1,0 GSPS oder einzeln 2,0 GSPS ADC10D1500 Analog-zu-Digital-Wandler (ADC), 10 Bit, zweifach 1,5 GSPS oder einzeln 3,0 GSPS ADC10DV200 Zweikanaliger Analog-zu-Digital-Wandler (ADC), 10 Bit, 200 MSPS ADC12D1000 Analog-zu-Digital-Wandler (ADC), 12 Bit, zweifach 1,0 GSPS oder einzeln 2,0 GSPS ADC12D1000RF 12-Bit-, dualer 1,0-GSPS- oder einfacher 2,0-GSPS-Analog-zu-Digital-Wandler (ADC) mit HF-Abtastung ADC12D1600 Analog-Digital-Wandler (ADC), 12 Bit, dual 1,6 GSPS oder einzeln 3,2 GSPS ADC12D1600RF 12-Bit-, duale 1,6-GSPS- oder einfache 3,2-GSPS-Analog-zu-Digital-Wandler (LVDS-Schnittstelle) mit H ADC12D1800 Analog-Digital-Wandler (ADC), 12 Bit, dual 1,8 GSPS oder einzeln 3,6 GSPS ADC12D1800RF 12-Bit-, duale 1,8-GSPS- oder einfache 3,6-GSPS-Analog-zu-Digital-Wandler (LVDS-Schnittstelle) mit H ADC12D500RF 12-Bit-, dualer 500-MSPS- oder einfacher 1,0-GSPS-Analog-zu-Digital-Wandler (ADC) mit HF-Abtastung ADC12D800RF 12-Bit-, dualer 800-MSPS- oder einfacher 1,6-GSPS-Analog-zu-Digital-Wandler (ADC) mit HF-Abtastung ADC14DC080 Zweikanaliger Analog-zu-Digital-Wandler (ADC), 14 Bit, 80 MSPS, 1,0 GHz Eingangsbandbreite ADC16DV160 Zweikanaliger Analog-zu-Digital-Wandler (ADC), 16 Bit, 160 MSPS ADC16V130 Analog-Digital-Wandler (ADC), 16 Bit, 130 MSPS
Hardware-Entwicklung
Evaluierungsplatine
ADC12D1600RB Referenzplatine für 12-Bit-, zwei 1,6-/1,8-GSPS- oder einzelne 3,2-/3,6-GSPS-ADC ADC16DV160HFEB ADC16DV160HFEB-Evaluierungsplatine LM98640CVAL 2-kanaliges Analog-Frontend mit LVDS-Ausgang, 14 Bit, 40 MSPS WAVEVSN-BRD-5.1 WaveVision 5 Datenerfassungsboard – Version 5.1
Software
Anwendungssoftware und Frameworks
WAVEVISION5 Software zur Datenerfassung und ‑analyse
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
VQFNP (NKE) 68 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos