CDC7005

AKTIV

Hochleistungsfähiger, rauscharmer Taktsynchronisierer mit geringem Versatz, der den Referenztaktgebe

Jetzt bestellen

Datenblatt

document-pdfAcrobat 3.3-V High Performance Clock Synthesizer & Jitter Cleaner datasheet (Rev. L) (Englisch)

CDC7005

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Function

Clock generator

Number of outputs

5

Output frequency (max) (MHz)

800

Core supply voltage (V)

3.3

Output supply voltage (V)

3.3

Input type

LVCMOS, LVPECL

Output type

LVPECL

Operating temperature range (°C)

-40 to 85

Features

Op-amp for active loop filter, Programmable delay

Rating

Catalog

Function

Clock generator

Number of outputs

5

Output frequency (max) (MHz)

800

Core supply voltage (V)

3.3

Output supply voltage (V)

3.3

Input type

LVCMOS, LVPECL

Output type

LVPECL

Operating temperature range (°C)

-40 to 85

Features

Op-amp for active loop filter, Programmable delay

Rating

Catalog

BGA (ZVA)

64

64 mm² 8 x 8

VQFN (RGZ)

48

49 mm² 7 x 7

High Performance 1:5 PLL Clock Synchronizer
Two Clock Inputs: VCXO_IN Clock Is Synchronized to REF_IN Clock
Synchronizes Frequencies up to 800 MHz (VCXO_IN)
Supports Five Differential LVPECL Outputs
Each Output Frequency Is Selectable by x1, /2, /4, /8, /16
All Outputs Are Synchronized
Integrated Low-Noise OPA for External Low-Pass Filter
Efficient Jitter Screening From Low PLL Loop Bandwidth
Low-Phase Noise Characteristic
Programmable Delay for Phase Adjustments
Predivider Loop BW Adjustment
SPI Controllable Division Setting
Power-Up Control Forces LVPECL Outputs to 3-State at VCC <1.5 V
3.3-V Power Supply
Packaged In 64-Pin BGA (0,8 mm Pitch - ZVA) or 48-Pin QFN (RGZ)
Industrial Temperature Range –40°C to 85°C

High Performance 1:5 PLL Clock Synchronizer
Two Clock Inputs: VCXO_IN Clock Is Synchronized to REF_IN Clock
Synchronizes Frequencies up to 800 MHz (VCXO_IN)
Supports Five Differential LVPECL Outputs
Each Output Frequency Is Selectable by x1, /2, /4, /8, /16
All Outputs Are Synchronized
Integrated Low-Noise OPA for External Low-Pass Filter
Efficient Jitter Screening From Low PLL Loop Bandwidth
Low-Phase Noise Characteristic
Programmable Delay for Phase Adjustments
Predivider Loop BW Adjustment
SPI Controllable Division Setting
Power-Up Control Forces LVPECL Outputs to 3-State at VCC <1.5 V
3.3-V Power Supply
Packaged In 64-Pin BGA (0,8 mm Pitch - ZVA) or 48-Pin QFN (RGZ)
Industrial Temperature Range –40°C to 85°C

The CDC7005 is a high-performance, low-phase noise, and low-skew clock synchronizer and jitter cleaner that synchronizes the voltage controlled crystal oscillator (VCXO) frequency to the reference clock. The programmable predividers M and N give a high flexibility to the frequency ratio of the reference clock to VCXO: VCXO_IN/REF_IN = (NxP)/M. The VCXO_IN clock operates up to 800 MHz. Through the selection of external VCXO and loop filter components, the PLL loop bandwidth and damping factor can be adjusted to meet different system requirements. Each of the five differential LVPECL outputs is programmable by the serial peripheral interface (SPI). The SPI allows individual control of frequency and enable/disable state of each output. The device operates in 3.3-V environment. The built-in latches ensure that all outputs are synchronized.

The CDC7005 is characterized for operation from –40°C to 85°C.

The CDC7005 is a high-performance, low-phase noise, and low-skew clock synchronizer and jitter cleaner that synchronizes the voltage controlled crystal oscillator (VCXO) frequency to the reference clock. The programmable predividers M and N give a high flexibility to the frequency ratio of the reference clock to VCXO: VCXO_IN/REF_IN = (NxP)/M. The VCXO_IN clock operates up to 800 MHz. Through the selection of external VCXO and loop filter components, the PLL loop bandwidth and damping factor can be adjusted to meet different system requirements. Each of the five differential LVPECL outputs is programmable by the serial peripheral interface (SPI). The SPI allows individual control of frequency and enable/disable state of each output. The device operates in 3.3-V environment. The built-in latches ensure that all outputs are synchronized.

The CDC7005 is characterized for operation from –40°C to 85°C.

filter

Andere Taktgeneratoren suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star

=Von TI ausgewählte Top-Empfehlungen für dieses Produkt

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 17

	Typ	Titel	Datum
*	Data sheet	3.3-V High Performance Clock Synthesizer & Jitter Cleaner datasheet (Rev. L)	04 Jun 2009
	Application brief	Using The CDC7005 as a 1:5 PECL Buffer w/Programmable Divider Ratio (Rev. B)	15 Dez 2009
	Application note	Basics of the CDC7005 Hold Function	13 Apr 2006
	EVM User's guide	CDC7005 (BGA Package) EVM (Rev. E)	28 Mär 2006
	User guide	CDC7005 (QFN Package) Evaluation Module Manual (Rev. B)	28 Mär 2006
	EVM User's guide	CDC7005 (BGA Package) EVM (Rev. D)	29 Dez 2005
	User guide	CDC7005 (QFN Package) Evaluation Module Manual (Rev. A)	29 Dez 2005
	User guide	CDC7005 (QFN Package) Evaluation Module Manual	20 Jul 2005
	Application note	Phase Noise (Jitter) Performance of CDC7005 With Different VCXOs (Rev. A)	19 Jul 2005
	EVM User's guide	CDC7005EVM User Guide (Rev. C)	17 Feb 2005
	Application note	Open Loop Phase-Noise Performance of CDC7005 at Various Frequencies	17 Dez 2004
	User guide	TSW2000 Receive Clock JItter Cleaning EVM	28 Jun 2004
	Application note	Implementing a CDC7005 Low Jitter Clock Solution for HIgh Speed High IF ADC Dev	25 Jun 2004
	Product overview	ADS5500 + CDC7005 Product Bulletin	23 Jun 2004
	Product overview	TSW2000: TLK1201A & CDC7005	23 Jun 2004
	Application note	General Guidelines: CDC7005 as a Clock Synthesizer and Jitter Cleaner (Rev. A)	16 Dez 2003
	Application note	General Guidelines: CDC7005 as a Clock Synthesizer and Jitter Cleaner	21 Mär 2003

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Support-Software

SCAC037 — CDC7005 SPI Software with Labview 8.0 Runtime Engine

Unterstützte Produkte und Hardware

Produkte

Taktgeneratoren

CDC7005 — Hochleistungsfähiger, rauscharmer Taktsynchronisierer mit geringem Versatz, der den Referenztaktgebe

Herunterladen

Simulationsmodell

CDC7005 IBIS Model

SCAC033.ZIP (34 KB) - IBIS Model

Herunterladen

Stückliste (BOM)

TSW1000 EVM Bill of Materials

SLWR028.ZIP (166 KB)

Herunterladen

Berechnungstool

CDC-CDCM7005-CALC — PLL-Schleifenbandbreitenrechner für CDC7005 und CDCM7005

This tool helps to determine the right divider values (M, N & P) and to choose the filter type and components. This calculator will help to find out the appropriate loop bandwidth, phase margin, jitter peaking, etc. just varying the loop parameters like PFD frequency, filter components, Charge pump (...)

View Options

Gerberdatei

CDC7005 EVM QFN Gerber Files

SCAC066.ZIP (537 KB)

Herunterladen

Gerberdatei

TSW1000 EVM Gerber Files

SLWC050.ZIP (532 KB)

Herunterladen

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)

Anfordern

Gehäuse	Pins	CAD-Symbole, Footprints und 3D-Modelle
BGA (ZVA)	64	Ultra Librarian
VQFN (RGZ)	48	Ultra Librarian

Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

CDC7005

Hochleistungsfähiger, rauscharmer Taktsynchronisierer mit geringem Versatz, der den Referenztaktgebe

CDC7005

Produktdetails

Technische Dokumentation

Design und Entwicklung

SCAC037 — CDC7005 SPI Software with Labview 8.0 Runtime Engine

Unterstützte Produkte und Hardware

Produkte

Taktgeneratoren

CDC7005 IBIS Model

TSW1000 EVM Bill of Materials

CDC-CDCM7005-CALC — PLL-Schleifenbandbreitenrechner für CDC7005 und CDCM7005

CDC7005 EVM QFN Gerber Files

TSW1000 EVM Gerber Files

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

Bestellen & Qualität

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Videoreihe

Videos

Download-Möglichkeiten

SCAC037 — CDC7005 SPI Software with Labview 8.0 Runtime Engine

Taktgeneratoren

Versionsinformationen