SN74LVC1G125-Q1

AKTIV

Einzelner 1,65-V- bis 5,5-V-Puffer mit Tri-State-Ausgängen für die Automobilindustrie

SN74LVC1G125-Q1

AKTIV

Produktdetails

Technology family LVC Supply voltage (min) (V) 1.65 Supply voltage (max) (V) 5.5 Number of channels 1 IOL (max) (mA) 32 Supply current (max) (µA) 10 IOH (max) (mA) -32 Input type Standard CMOS Output type 3-State Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Rating Automotive Operating temperature range (°C) -40 to 125
Technology family LVC Supply voltage (min) (V) 1.65 Supply voltage (max) (V) 5.5 Number of channels 1 IOL (max) (mA) 32 Supply current (max) (µA) 10 IOH (max) (mA) -32 Input type Standard CMOS Output type 3-State Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Rating Automotive Operating temperature range (°C) -40 to 125
SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8 SOT-SC70 (DCK) 5 4.2 mm² 2 x 2.1 USON (DRY) 6 1.45 mm² 1.45 x 1
  • AEC-Q100 Qualified With the Following Results:
    • Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
    • Device Human-Body Model (HBM) ESD Classification Level 2
    • Device Charged-Device Model (CDM) ESD Classification Level C5
  • Available in the small 1.45-mm2 package (DRY) With 0.5-mm Pitch
  • Supports 5-V VCC Operation
  • Over-voltage tolerant inputs accept voltages to 5.5 V
  • Provides down translation to VCC
  • Max tpd of 3.7 ns at 3.3 V
  • Low power consumption, 10-µA Max ICC
  • ±24-mA Output drive at 3.3 V
  • Ioff supports live insertion, partial-power-down mode, and back-drive protection
  • Latch-up performance exceeds 100 mA Per JESD 78, Class II
  • AEC-Q100 Qualified With the Following Results:
    • Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
    • Device Human-Body Model (HBM) ESD Classification Level 2
    • Device Charged-Device Model (CDM) ESD Classification Level C5
  • Available in the small 1.45-mm2 package (DRY) With 0.5-mm Pitch
  • Supports 5-V VCC Operation
  • Over-voltage tolerant inputs accept voltages to 5.5 V
  • Provides down translation to VCC
  • Max tpd of 3.7 ns at 3.3 V
  • Low power consumption, 10-µA Max ICC
  • ±24-mA Output drive at 3.3 V
  • Ioff supports live insertion, partial-power-down mode, and back-drive protection
  • Latch-up performance exceeds 100 mA Per JESD 78, Class II

This bus buffer gate is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC1G125-Q1 device is a single line driver with a 3-state output. The output is disabled when the output-enable ( OE) input is high.

The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range.

The SN74LVC1G125-Q1 device is available in a variety of packages including the small DRY package with a body size of 1.45 mm × 1.00 mm.

This bus buffer gate is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC1G125-Q1 device is a single line driver with a 3-state output. The output is disabled when the output-enable ( OE) input is high.

The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range.

The SN74LVC1G125-Q1 device is available in a variety of packages including the small DRY package with a body size of 1.45 mm × 1.00 mm.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 30
Typ Titel Datum
* Data sheet SN74LVC1G125-Q1 Single-BUS buffer gate with 3-state output datasheet (Rev. E) PDF | HTML 12 Aug 2020
Application note Implications of Slow or Floating CMOS Inputs (Rev. E) 26 Jul 2021
Application note Optimizing On-Board and Wireless Charger Systems Using Logic and Translation (Rev. A) PDF | HTML 01 Apr 2021
Application note Drive Transmission Lines With Logic PDF | HTML 20 Okt 2020
Selection guide Little Logic Guide 2018 (Rev. G) 06 Jul 2018
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note How to Select Little Logic (Rev. A) 26 Jul 2016
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 Dez 2015
More literature Automotive Logic Devices Brochure 27 Aug 2014
User guide LOGIC Pocket Data Book (Rev. B) 16 Jan 2007
Product overview Design Summary for WCSP Little Logic (Rev. B) 04 Nov 2004
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004
Application note Selecting the Right Level Translation Solution (Rev. A) 22 Jun 2004
User guide Signal Switch Data Book (Rev. A) 14 Nov 2003
Application note Use of the CMOS Unbuffered Inverter in Oscillator Circuits 06 Nov 2003
User guide LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B) 18 Dez 2002
Application note Texas Instruments Little Logic Application Report 01 Nov 2002
Application note TI IBIS File Creation, Validation, and Distribution Processes 29 Aug 2002
More literature Standard Linear & Logic for PCs, Servers & Motherboards 13 Jun 2002
Application note 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) 22 Mai 2002
Application note Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices 10 Mai 2002
More literature STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS 27 Mär 2002
Application note Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices 01 Dez 1997
Application note Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) 01 Aug 1997
Application note CMOS Power Consumption and CPD Calculation (Rev. B) 01 Jun 1997
Application note LVC Characterization Information 01 Dez 1996
Application note Input and Output Characteristics of Digital Integrated Circuits 01 Okt 1996
Application note Live Insertion 01 Okt 1996
Design guide Low-Voltage Logic (LVC) Designer's Guide 01 Sep 1996
Application note Understanding Advanced Bus-Interface Products Design Guide 01 Mai 1996

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

5-8-LOGIC-EVM — Generisches Logik-Evaluierungsmodul für 5- bis 8-polige DCK-, DCT-, DCU-, DRL- und DBV-Gehäuse

Flexibles EVM zur Unterstützung aller Geräte mit 5- bis 8-poligem DCK-, DCT-, DCU-, DRL- oder DBV-Gehäuse.
Benutzerhandbuch: PDF
Simulationsmodell

SN74LVC1G125 Behavioral SPICE Model

SCEM639.ZIP (7 KB) - PSpice Model
Referenzdesigns

TIDA-00455 — ADAS-Referenzdesign für vier Kamera-Hubs mit integrierten ISP- und DVP-Ausgängen für die Automobilin

The TIDA-00455 camera hub reference design allows up to four 1.3 Megapixel cameras to be connected to a TDA2x SoC Evaluation Module (EVM). Each camera connects to the hub through a single coax cable.  There are two OmniVision OV490 ISPs on the board that process the video and export it in (...)
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-01323 — Referenzdesign für ADAS-Multisensor-Hub mit vier 4-GBit/s FPD-Link III Dual-CSI-2-Ausgang und PoC

The TIDA-01323 camera hub reference design allows connection of up to four 2-megapixel, 60-fps cameras over coax cable. This design utilizes these coax cables to provide power, back-channel communication, and clock synchronization to the sensors. The 4-Gbps FPD-Link III quad deserializer supports (...)
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-01005 — Fahrerassistenz-Referenzdesign für Kamera-Hub zum Anschluss von bis zu vier Kameras mit Ausgang gemä

This camera hub reference design allows connection of up to four 1.3-megapixel cameras to a TDA3x system-on-chip (SoC) evaluation module (EVM). Each camera connects to the hub through a single coax cable. Using FPD-Link III connections, the cameras are connected to a four-port deserializer. The (...)
Design guide: PDF
Schaltplan: PDF
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
SOT-23 (DBV) 5 Ultra Librarian
SOT-SC70 (DCK) 5 Ultra Librarian
USON (DRY) 6 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos