SN74S175

Name: SN74S175
Brand: TI
SKU: SN74S175
Price: 0.924 USD

AKTIV

Vierfach-Flipflops (Typ D) mit Clear

Jetzt bestellen

Datenblatt

document-pdfAcrobat Hex/Quadruple D-Type Flip-Flops With Clear datasheet (Rev. A) (Englisch)

SN74S175

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Number of channels

4

Technology family

S

Supply voltage (min) (V)

4.75

Supply voltage (max) (V)

5.25

Input type

Bipolar

Output type

Push-Pull

Clock frequency (max) (MHz)

50

IOL (max) (mA)

20

IOH (max) (mA)

-1

Supply current (max) (µA)

96000

Features

High speed (tpd 10-50ns)

Operating temperature range (°C)

0 to 70

Rating

Catalog

Number of channels

4

Technology family

S

Supply voltage (min) (V)

4.75

Supply voltage (max) (V)

5.25

Input type

Bipolar

Output type

Push-Pull

Clock frequency (max) (MHz)

50

IOL (max) (mA)

20

IOH (max) (mA)

-1

Supply current (max) (µA)

96000

Features

High speed (tpd 10-50ns)

Operating temperature range (°C)

0 to 70

Rating

Catalog

PDIP (N)

16

181.42 mm² 19.3 x 9.4

SOIC (D)

16

59.4 mm² 9.9 x 6

'174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
'175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
Three Performance Ranges Offered: See Table Lower Right
Buffered Clock and Direct Clear Inputs
Individual Data Input to Each Flip-Flop
Applications include:

Buffer/Storage Registers
Shift Registers
Pattern Generators

'174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
'175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
Three Performance Ranges Offered: See Table Lower Right
Buffered Clock and Direct Clear Inputs
Individual Data Input to Each Flip-Flop
Applications include:

Buffer/Storage Registers
Shift Registers
Pattern Generators

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

filter

Andere D-Typ-Flipflops suchen

Herunterladen

Alle anzeigen 1

	Typ	Titel		Datum
*	Data sheet	Hex/Quadruple D-Type Flip-Flops With Clear datasheet (Rev. A)		12 Okt 2001

SN74S175

Vierfach-Flipflops (Typ D) mit Clear

SN74S175

Produktdetails

Ähnliche Produkte, die für Sie interessant sein könnten

Selbe Funktionalität wie der verglichene Baustein bei abweichender Anschlussbelegung

Ähnliche Funktionalität wie verglichener Baustein

Technische Dokumentation

Bestellen & Qualität

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Videoreihe

Videos