THS0842

Name: THS0842
Brand: TI
SKU: THS0842
Price: 9.227 USD

ACTIVO

Convertidor analógico a digital (ADC) de dos canales, 8 bits y 40 MSPS

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat Dual-Input, 8-Bit, 40 MSPS, Low-Power ADC w/ Single or Dual Parallel Bus Output datasheet (Rev. A) (Inglés)

Se encuentra disponible una versión más nueva de este producto

open-in-new

Comparar alternativas

Misma funcionalidad con diferente configuración de pines que el dispositivo comparado

NUEVO ADC3908D065

ACTIVO

ADC de 8 bits, 2 canales y 65 MSPS, con latencia de un ciclo de reloj, entrada única o diferencial y Lower power, smaller package size, better SNR

THS0842

ACTIVO

Hoja de datos

Haga su pedido ahora

Detalles del producto

Sample rate (max) (Msps)

40

Resolution (Bits)

8

Number of input channels

2

Interface type

Parallel CMOS

Analog input BW (MHz)

600

Features

Low Power

Rating

Catalog

Peak-to-peak input voltage range (V)

1.3

Power consumption (typ) (mW)

320

Architecture

Pipeline

SNR (dB)

42.7

ENOB (Bits)

6.9

SFDR (dB)

53

Operating temperature range (°C)

-40 to 85

Input buffer

No

Sample rate (max) (Msps)

40

Resolution (Bits)

8

Number of input channels

2

Interface type

Parallel CMOS

Analog input BW (MHz)

600

Features

Low Power

Rating

Catalog

Peak-to-peak input voltage range (V)

1.3

Power consumption (typ) (mW)

320

Architecture

Pipeline

SNR (dB)

42.7

ENOB (Bits)

6.9

SFDR (dB)

53

Operating temperature range (°C)

-40 to 85

Input buffer

No

TQFP (PFB)

48

81 mm² 9 x 9

Dual Simultaneous Sample and Hold Inputs
Differential or Single-Ended Analog Inputs
8-Bit Resolution 40 MSPS Sampling Analog-to-Digital Converter (ADC)
Single or Dual Parallel Bus Output
Low Power Consumption: 275 mW Typ Using External References
Wide Analog Input Bandwidth: 600 MHz Typ
3.3 V Single-Supply Operation
3.3 V TTL/CMOS-Compatible Digital I/O
Internal or External Bottom and Top Reference Voltages
Adjustable Reference Input Range
Power-Down (Standby) Mode
48-Pin Thin Quad Flat Pack (TQFP) Package
Applications
- Digital Communications (Baseband Sampling)
- Cable Modems
- Set Top Boxes
- Test Instruments

Dual Simultaneous Sample and Hold Inputs
Differential or Single-Ended Analog Inputs
8-Bit Resolution 40 MSPS Sampling Analog-to-Digital Converter (ADC)
Single or Dual Parallel Bus Output
Low Power Consumption: 275 mW Typ Using External References
Wide Analog Input Bandwidth: 600 MHz Typ
3.3 V Single-Supply Operation
3.3 V TTL/CMOS-Compatible Digital I/O
Internal or External Bottom and Top Reference Voltages
Adjustable Reference Input Range
Power-Down (Standby) Mode
48-Pin Thin Quad Flat Pack (TQFP) Package
Applications
- Digital Communications (Baseband Sampling)
- Cable Modems
- Set Top Boxes
- Test Instruments

The THS0842 is a dual 8-bit 40 MSPS high-speed A/D converter. It alternately converts each analog input signal into 8-bit binary-coded digital words up to a maximum sampling rate of 40 MSPS with an 80 MHz clock. All digital inputs and outputs are 3.3 V TTL/CMOS-compatible.

Thanks to an innovative single-pipeline architecture implemented in a CMOS process and the 3.3 V supply, the device consumes very little power. In order to provide maximum flexibility, both bottom and top voltage references can be set from user supplied voltages. Alternately, if no external references are available, on-chip references can be used which are also made available externally. The full-scale range is 1 Vpp, depending on the analog supply voltage. If external references are available, the internal references can be powered down independently from the rest of the chip, resulting in an even greater power saving.

The device is specifically suited for the baseband sampling of wireless local loop (WLL) communication, cable modems, set top boxes (STBs), and test instruments.

The THS0842 is a dual 8-bit 40 MSPS high-speed A/D converter. It alternately converts each analog input signal into 8-bit binary-coded digital words up to a maximum sampling rate of 40 MSPS with an 80 MHz clock. All digital inputs and outputs are 3.3 V TTL/CMOS-compatible.

Thanks to an innovative single-pipeline architecture implemented in a CMOS process and the 3.3 V supply, the device consumes very little power. In order to provide maximum flexibility, both bottom and top voltage references can be set from user supplied voltages. Alternately, if no external references are available, on-chip references can be used which are also made available externally. The full-scale range is 1 Vpp, depending on the analog supply voltage. If external references are available, the internal references can be powered down independently from the rest of the chip, resulting in an even greater power saving.

The device is specifically suited for the baseband sampling of wireless local loop (WLL) communication, cable modems, set top boxes (STBs), and test instruments.

filter

Buscar otro/a ADC de alta velocidad (≥ 10 MSPS)

Descargar