AFE0256
- 256 Channels
- On-Chip, 14-Bit ADC
- High Performance:
- Noise: 758 electronRMS (eRMS) with
28-pF Sensor Capacitor in 1.2-pC Range - Integral Nonlinearity: ±1.25 LSB
with Internal 14-Bit ADC - Minimum Scan Time:
- Normal Mode:
37.9 µs, Internal ADC - 2x Binning Mode: 26 µs, Internal ADC
- Normal Mode:
- Noise: 758 electronRMS (eRMS) with
- Integration:
- Eight Selectable, Full-Scale Ranges:
- 0.15 pC (min) to 9.6 pC (max)
- Built-In Correlated Double Sampler
- 2x Binning for Faster Throughput:
- Averages
Charge of Two Adjacent Channels
- Averages
- Pipelined Integration and Read:
- Allows Data Read During Integration
- Eight Selectable, Full-Scale Ranges:
- Flexibility:
- Electron and Hole Integration
- Analog Output Provided for External
High-Resolution ADC
- Low Power:
- 2.9 mW per Channel with ADC
- 2.3 mW per Channel without ADC
- 0.1 mW per Channel in Nap Mode
- Total Power-Down Feature
- 22-mm × 5-mm Gold-Bump Die Suitable for
Tape Carrier Package (TCP) or Chip-on-Film (COF)
The AFE0256 is a 256-channel analog front-end (AFE) designed to suit the requirements of flat-panel detector (FPD)-based digital x-ray systems. The device includes 256 integrators, a programmable gain amplifier (PGA) for full-scale charge level selection, a correlated double sampler (CDS) with dual banking, 256:4 analog multiplexers, and four differential output drivers.
The device also features four 14-bit successive-approximation register (SAR) analog-to-digital converters (ADCs) on board. Serial data from the ADCs are available in SPI format.
Hardware-selectable integration polarity allows positive or negative charge integration and provides more flexibility in system design. The Nap feature enables substantial power saving that is especially useful in battery-powered systems.
The AFE0256 is available as a 22-mm × 5-mm singulated format with known good gold-bump dies.
기술 자료
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | 256-Channel Analog Front-End for Flat-Panel Digital X-Ray Detector . datasheet (Rev. A) | 2013/08/23 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
DIESALE (TD) | — |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치