CDCM7005
- High Performance LVPECL and LVCMOS PLL Clock Synchronizer
- Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy Support With Manual or Automatic Selection
- Accepts LVCMOS Input Frequencies up to 200 MHz
- VCXO_IN Clock is Synchronized to One of the Two Reference Clocks
- VCXO_IN Frequencies Up to 2.2 GHz (LVPECL)
- Outputs Can Be a Combination of LVPECL and LVCMOS (Up to Five Differential LVPECL Outputs or up to 10 LVCMOS Outputs)
- Output Frequency is Selectable by ×1, /2, /3, /4, /6, /8, /16 on Each Output Individually
- Efficient Jitter Cleaning From Low PLL Loop Bandwidth
- Low Phase Noise PLL Core
- Programmable Phase Offset (PRI_REF and SEC_REF to Outputs)
- Wide Charge Pump Current Range From
200 µA to 3 mA - Dedicated Charge Pump Supply (VCC_CP) for Wide Tuning Voltage Range VCOs
- Presets Charge Pump to VCC_CP/2 for Fast Center-Frequency Setting of VC(X)O
- Analog and Digital PLL Lock Indication
- Provides VBB Bias Voltage Output for Single-Ended Input Signals (VCXO_IN)
- Frequency Hold-Over Mode Improves Fail-Safe Operation
- Power-up Control Forces LVPECL Outputs to 3-State at VCC < 1.5 V
- SPI Controllable Device Setting
- 3.3-V Power Supply
- Packaged in 64-Pin BGA (0.8 mm Pitch – ZVA) or 48-Pin QFN (RGZ)
- Industrial Temperature Range –40°C to 85°C
The CDCM7005 is a high-performance, low phase noise and low skew clock synchronizer that synchronizes a VCXO (voltage controlled crystal oscillator) or VCO (voltage controlled oscillator) frequency to one of the two reference clocks. The programmable pre-divider M and the feedback-dividers N and P give a high flexibility to the frequency ratio of the reference clock to VC(X)O
VC(X)O_IN clock operates up to 2.2 GHz. Through the selection of external VC(X)O and loop filter components, the PLL loop bandwidth and damping factor can be adjust to meet different system requirements.
The CDCM7005 can lock to one of two reference clock inputs (PRI_REF and SEC_REF), supports frequency hold-over mode and fast-frequency-locking for fail-safe and increased system redundancy. The outputs of the CDCM7005 are user definable and can be any combination of up to five LVPECL outputs or up to 10 LVCMOS outputs. The built in synchronization latches ensure that all outputs are synchronized for low output skew.
All device settings, like outputs signaling, divider value, and input selection are programmable by SPI (3-wire serial peripheral interface). SPI allows individually control of the device settings.
The device operates in 3.3-V environment and is characterized for operation from –40°C to 85°C.
기술 자료
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | CDCM7005 3.3-V High Performance Clock Synchronizer and Jitter Cleaner datasheet (Rev. G) | PDF | HTML | 2017/08/16 |
| * | Radiation & reliability report | CDCM7005MHFG-V Radiation Test Report | 2014/11/12 | |
| EVM User's guide | TSW3070EVM: Amplifier Interface to Current Sink DAC - (Rev. A) | 2016/05/23 | ||
| User guide | GC5325 System Evaluation Kit (Rev. F) | 2011/04/20 | ||
| Application note | TLK313x/CDCM7005 Multi-hop Performance | 2009/11/01 | ||
| EVM User's guide | TSW4100EVM User's Guide (Rev. A) | 2008/09/16 | ||
| Product overview | TSW3003: RF Transmit Signal Chain Demonstration Kit Bulletin | 2006/09/28 | ||
| User guide | CDCM7005 (BGA Package) Evaluation Module Manual (Rev. A) | 2005/12/19 | ||
| EVM User's guide | CDCM7005 (QFN Package) EVM Users Guide (Rev. A) | 2005/12/19 | ||
| Application note | Phase Noise/Phase Jitter Performance of CDCM7005 | 2005/07/26 | ||
| EVM User's guide | CDCM7005 (QFN Package) EVM Manual | 2005/07/14 | ||
| User guide | CDCM7005 (BGA Package) Evaluation Module Manual | 2005/06/27 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
ADS5474EVM — ADS5474 14비트 400MSPS ADC 평가 모듈
ADS5474EVM은 설계자가 텍사스 인스트루먼트 ADS5474 장치, 14비트 400 ADC를 평가할 수 있는 회로 기판입니다. 제품에 논리 분석기 분리 보드가 들어 있어 Agilent E5405A 또는 Tektronix P6980 터치리스 프로브를 사용해 ADC의 LVDS 출력을 직접 캡처할 수 있습니다.
CDC7005QFN-EVM — CDC7005 QFN 패키지 평가 모듈
The CDC7005 is a high-performance, low phase noise and low skew clock synchronizer that synchronizes voltage controlled crystal oscillator (VCXO) frequency to an external reference clock; generates very low phase noise (jitter) clock.
The PLL loop bandwidth and damping factor can be adjusted to meet (...)
CDCM7005BGA-EVM — CDCM7005 BGA 패키지 평가 모듈
The CDCM7005 is a high-performance, low phase noise and low skew clock synchronizer that synchronizes voltage controlled crystal oscillator (VCXO) frequency to an external reference clock; generates very low phase noise (jitter) clock.
The PLL loop bandwidth and damping factor can be adjusted to (...)
CDCM7005QFN-EVM — CDCM7005 QFN 패키지 평가 모듈
TheCDCM7005QFN-EVM is an evaluation module designed to aid in evaluating the performance of the CDCM7005, which is a high-performance, low phase noise and low skew clock synchronizer that synchronizes voltage controlled crystal oscillator (VCXO) frequency to an external reference clock; generates (...)
DAC5688EVM — DAC5688 평가 모듈
The DAC5688EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' dual-channel 16-bit 800 MSPS digital-to-analog converter (DAC) with wideband LVDS data input, integrated 2x/4x/8x interpolation filters, on-board clock multiplier and PLL, 32-bit NCO and (...)
CDCM7005 IBIS Model RGZ PKG With PKG Parasitics at 2GHz (Rev. B)
CDC-CDCM7005-CALC — CDC7005 및 CDCM7005 PLL 루프 대역폭 계산기
CLOCK-TREE-ARCHITECT — 클록 트리 아키텍트 프로그래밍 소프트웨어
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TIDA-01187 — LIDAR-고속 데이터 컨버터를 사용하는 펄스 ToF(Time of Flight) 레퍼런스 디자인
TIDA-00075 — 광대역 및 고전압 임의 파형 제너레이터 프론트 엔드
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| BGA (ZVA) | 64 | Ultra Librarian |
| VQFN (RGZ) | 48 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.