홈 절연 디지털 아이솔레이터
홈
절연
디지털 아이솔레이터

ISO721M-EP

활성

EP(Enhanced Product) 싱글 150Mbps, 디지털 절연기

지금 주문
데이터 시트

ISO721M-EP

활성
데이터 시트 지금 주문

제품 상세 정보

Rating HiRel Enhanced Product Integrated isolated power No Isolation rating Basic Number of channels 1 Forward/reverse channels 1 forward / 0 reverse Default output High Data rate (max) (Mbps) 150 Surge isolation voltage (VIOSM) (VPK) 4000 Transient isolation voltage (VIOTM) (VPK) 4000 Withstand isolation voltage (VISO) (Vrms) 2500 CMTI (min) (V/µs) 25000 Operating temperature range (°C) -55 to 125 Supply voltage (max) (V) 5.5 Supply voltage (min) (V) 3 Propagation delay time (typ) (µs) 0.017 Current consumption per channel (DC) (typ) (mA) 4.3 Creepage (min) (mm) 6 Clearance (min) (mm) 6
Rating HiRel Enhanced Product Integrated isolated power No Isolation rating Basic Number of channels 1 Forward/reverse channels 1 forward / 0 reverse Default output High Data rate (max) (Mbps) 150 Surge isolation voltage (VIOSM) (VPK) 4000 Transient isolation voltage (VIOTM) (VPK) 4000 Withstand isolation voltage (VISO) (Vrms) 2500 CMTI (min) (V/µs) 25000 Operating temperature range (°C) -55 to 125 Supply voltage (max) (V) 5.5 Supply voltage (min) (V) 3 Propagation delay time (typ) (µs) 0.017 Current consumption per channel (DC) (typ) (mA) 4.3 Creepage (min) (mm) 6 Clearance (min) (mm) 6
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Controlled Baseline
    • One Assembly Site
    • One Test Site
    • One Fabrication Site
  • Extended Temperature Performance of –55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • 4000-V(peak) Isolation
    • UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2) IEC 61010-1
    • 50-kV/µs Transient Immunity Typical
  • Signaling Rate 0 Mbps to 150 Mbps
    • Low Propagation Delay
    • Low Pulse Skew (Pulse-Width Distortion)
  • Low-Power Sleep Mode
  • High Electromagnetic Immunity
  • Low Input Current Requirement
  • Failsafe Output
  • Drop-In Replacement for Most Opto and Magnetic Isolators
  • APPLICATIONS
    • Industrial Fieldbus
      • Modbus
      • Profibus
      • DeviceNet Data Buses
      • Smart Distributed Systems (SDS)
    • Computer Peripheral Interface
    • Servo Control Interface
    • Data Acquisition

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
(2) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
SDS is a trademark of Honeywell.
DeviceNet is a trademark of Open Devicenet Vendors Association, Inc.
  • Controlled Baseline
    • One Assembly Site
    • One Test Site
    • One Fabrication Site
  • Extended Temperature Performance of –55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • 4000-V(peak) Isolation
    • UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2) IEC 61010-1
    • 50-kV/µs Transient Immunity Typical
  • Signaling Rate 0 Mbps to 150 Mbps
    • Low Propagation Delay
    • Low Pulse Skew (Pulse-Width Distortion)
  • Low-Power Sleep Mode
  • High Electromagnetic Immunity
  • Low Input Current Requirement
  • Failsafe Output
  • Drop-In Replacement for Most Opto and Magnetic Isolators
  • APPLICATIONS
    • Industrial Fieldbus
      • Modbus
      • Profibus
      • DeviceNet Data Buses
      • Smart Distributed Systems (SDS)
    • Computer Peripheral Interface
    • Servo Control Interface
    • Data Acquisition

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
(2) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
SDS is a trademark of Honeywell.
DeviceNet is a trademark of Open Devicenet Vendors Association, Inc.

The ISO721, ISO721M, ISO722, and ISO722M are digital isolators with a logic input and output buffer separated by a silicon oxide (SiO2) insulation barrier. This barrier provides galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground, and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received for more than 4 µs, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state.

The symmetry of the dielectric and capacitor within the integrated circuitry provides for close capacitive matching, and allows fast transient voltage changes between the input and output grounds without corrupting the output. The small capacitance and resulting time constant provide for fast operation with signaling rates(2) from 0 Mbps (dc) to 100 Mbps for the ISO721/ISO722, and 0 Mbps to 150 Mbps with the ISO721M/ISO722M.

These devices require two supply voltages of 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS.

The ISO721 has TTL input thresholds and a noise-filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of the device.

The ISO721M has CMOS VCC/2 input thresholds, but do not have the noise filter and the additional propagation delay. These features of the ISO721M also provide for reduced jitter operation.

The ISO721M is characterized for operation over the ambient temperature range of –55°C to 125°C.

The ISO721, ISO721M, ISO722, and ISO722M are digital isolators with a logic input and output buffer separated by a silicon oxide (SiO2) insulation barrier. This barrier provides galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground, and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received for more than 4 µs, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state.

The symmetry of the dielectric and capacitor within the integrated circuitry provides for close capacitive matching, and allows fast transient voltage changes between the input and output grounds without corrupting the output. The small capacitance and resulting time constant provide for fast operation with signaling rates(2) from 0 Mbps (dc) to 100 Mbps for the ISO721/ISO722, and 0 Mbps to 150 Mbps with the ISO721M/ISO722M.

These devices require two supply voltages of 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS.

The ISO721 has TTL input thresholds and a noise-filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of the device.

The ISO721M has CMOS VCC/2 input thresholds, but do not have the noise filter and the additional propagation delay. These features of the ISO721M also provide for reduced jitter operation.

The ISO721M is characterized for operation over the ambient temperature range of –55°C to 125°C.
filter 기타 디지털 아이솔레이터 찾기
다운로드 스크립트와 함께 비디오 보기 동영상

관심 가지실만한 유사 제품

open-in-new 대안 비교
비교 대상 장치와 동일한 기능을 지원하는 핀 대 핀
ISO7721 활성 견고한 EMC, 듀얼 채널, 1/1, 강화 디지털 아이솔레이터 Improved isolation ratings and data rate

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
9개 모두 보기
유형 직함 날짜
* Data sheet 3.3-V / 5-V High-Speed Digital Isolators datasheet 2008/06/10
* VID ISO721M-EP VID V6208627 2016/06/21
* Radiation & reliability report ISO721MMDREP Reliability Report 2016/06/20
Application note Digital Isolator Design Guide (Rev. G) PDF | HTML 2023/09/13
White paper Improve Your System Performance by Replacing Optocouplers with Digital Isolators (Rev. C) PDF | HTML 2023/09/07
White paper Why are Digital Isolators Certified to Meet Electrical Equipment Standards? 2021/11/16
White paper Distance Through Insulation: How Digital Isolators Meet Certification Requiremen PDF | HTML 2021/06/11
EVM User's guide Universal Digital Isolator Evaluation Module PDF | HTML 2021/03/04
Application brief Considerations for Selecting Digital Isolators 2018/07/24

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

DIGI-ISO-EVM — 범용 디지털 아이솔레이터 평가 모듈

DIGI-ISO-EVM은 5가지 패키지(8핀 네로우 바디 SOIC(D), 8핀 와이드 바디 SOIC(DWV), 16핀 와이드 바디 SOIC(DW), 16핀 울트라 와이드 바디 SOIC(DWW), 16핀 QSOP(DBQ) 패키지)에서 TI 싱글 채널, 듀얼 채널, 트리플 채널, 쿼드 채널 또는 6채널 디지털 절연기 장치를 평가하는 데 사용되는 평가 모듈(EVM)입니다. EVM에는 최소한의 외부 구성품으로 장치를 평가할 수 있는 충분한 Berg 핀 옵션이 있습니다.

사용 설명서: PDF | HTML
TI.com에서 구매 불가
패키지 핀 CAD 기호, 풋프린트 및 3D 모델
SOIC (D) 8 Ultra Librarian
TI의 평가 항목에 대한 표준 약관이 적용됩니다.

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

포럼 주제 모두 보기(영문)

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상