이 제품의 최신 버전이 있습니다
비교 대상 장치보다 업그레이드된 기능을 지원하는 드롭인 대체품
ISO722-Q1
- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
- Device Temperature Grade 1:
–40ºC to 125ºC Ambient Operating Temperature Range - Device HBM ESD Classification Level H2
- Device CDM ESD Classification Level C5
- Device Temperature Grade 1:
- 4000-V(peak) Isolation
- UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2), IEC 61010-1
- 50-kV/s Transient Immunity (Typ)
- Signaling Rate 0 Mbps to 100 Mbps
- Low Propagation Delay
- Low Pulse Skew
(Pulse-Width Distortion)
- Low-Power Sleep Mode
- High Electromagnetic Immunity
- Low Input Current Requirement
- Failsafe Output
- Drop-In Replacement for Most Optical and Magnetic Isolators
(1) The signaling rate of a line is the number of voltage transitions that occur per second, expressed in the units bps (bits per second).
The ISO72x-Q1 is a digital isolator with a logic input and output buffer separated by a silicon oxide (SiO2) insulation barrier. This barrier provides galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, this device prevents noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.
The capacitive isolation barrier conditions, translates to a balanced signal, then differentiates a binary input signal. Across the isolation barrier, a differential comparator receives the logic-transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse sent across the barrier ensures the proper dc level of the output. On failure to receive this dc refresh pulse for more than 4 µs, the response of the device is as if the input is or not actively driven, and the failsafe circuit drives the output to a logic-high state.
The symmetry of the dielectric and capacitor within the integrated circuitry provides for close capacitive matching and allows fast transient voltage changes between the input and output grounds without corrupting the output. The small capacitance and resulting time constant provide for fast operation with signaling rates(1) from 0 Mbps (dc) to 100 Mbps.
The device requires two supply voltages of 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply, and all outputs are 4-mA CMOS. The device has a TTL input threshold and a noise filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of the device.
The ISO722-Q1 device includes an active-low output enable that, when driven to a high logic level, places the output in a high-impedance state and turns off internal bias circuitry to conserve power.
The ISO72x-Q1 is characterized for operation over the ambient temperature range of –40°C to 125°C.
기술 자료
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | 3.3-V / 5-V High-Speed Digital Isolator datasheet (Rev. C) | 2013/07/25 | |
Certificate | VDE Certificate for Basic Isolation for DIN EN IEC 60747-17 (Rev. W) | 2024/01/31 | ||
White paper | Improve Your System Performance by Replacing Optocouplers with Digital Isolators (Rev. C) | PDF | HTML | 2023/09/07 | |
Certificate | CSA Certificate for ISO72xD | 2023/02/21 | ||
Certificate | UL Certificate of Compliance File E181974 Vol 3 Sec 1 | 2022/08/08 | ||
White paper | Why are Digital Isolators Certified to Meet Electrical Equipment Standards? | 2021/11/16 | ||
White paper | Distance Through Insulation: How Digital Isolators Meet Certification Requiremen | PDF | HTML | 2021/06/11 | |
Application brief | How to Replace Optocouplers with Digital Isolators in Standard Interface Circuit (Rev. A) | PDF | HTML | 2021/05/19 | |
EVM User's guide | Universal Digital Isolator Evaluation Module | PDF | HTML | 2021/03/04 | |
Application brief | Considerations for Selecting Digital Isolators | 2018/07/24 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
DIGI-ISO-EVM — 범용 디지털 아이솔레이터 평가 모듈
DIGI-ISO-EVM은 5가지 패키지(8핀 네로우 바디 SOIC(D), 8핀 와이드 바디 SOIC(DWV), 16핀 와이드 바디 SOIC(DW), 16핀 울트라 와이드 바디 SOIC(DWW), 16핀 QSOP(DBQ) 패키지)에서 TI 싱글 채널, 듀얼 채널, 트리플 채널, 쿼드 채널 또는 6채널 디지털 절연기 장치를 평가하는 데 사용되는 평가 모듈(EVM)입니다. EVM에는 최소한의 외부 구성품으로 장치를 평가할 수 있는 충분한 Berg 핀 옵션이 있습니다.
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
SOIC (D) | 8 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치