TLC3555-Q1
- AEC-Q100 qualified for automotive applications:
- Temperature grade 1: –40°C to +125°C, TA
- Functional Safety-Capable
- Very-low power consumption
- 1mW (typical) at VDD = 5V
- Astable operation up to 3MHz
- CMOS output capable of swinging rail to rail
- High-output-current capability
- Sink 200mA
- Source 50mA
- Output fully compatible with CMOS, TTL, and MOS logic
- Integrated RESET pullup to VDD
- Power-on reset to known state
- Integrated thermal shutdown protection
- Single-supply operation from 1.5V to 18V
The TLC3555-Q1 is a monolithic timing circuit fabricated using a TI CMOS process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies to 3MHz and even beyond. The TLC3555-Q1 improves upon the existing TLC555-Q1 from both a performance and feature standpoint, with tighter specification tolerances and additional features, such as thermal shutdown and power-on reset.
The trigger, threshold, and reset logic of the TLC3555-Q1 follow the same truth table as the TLC555-Q1. Set the reset pin (RESET) high for typical operation, or set the reset pin low to reset the flip-flop and force the output low. The TLC3555-Q1 features an internal pullup resistor from RESET to VDD, which can reduce passive count and save board area.
As a result of low propagation delay and rapid rise and fall times, the TLC3555-Q1 supports higher-frequency astable operation than previous timers such as the NE555 and TLC555-Q1. At a 15V supply, the TLC3555-Q1 achieves a clean square wave at 3.1MHz in TIs conventional astable test circuit. When used as an oscillator, with the output and inputs tied together, the TLC3555-Q1 achieves an oscillatory frequency of 7.2MHz. Circuit parasitics dominate the response at high frequencies. In addition to the D package, which is pin-to-pin compatible with the TLC555-Q1, the TLC3555-Q1 is offered in a DDF package that enables concise implementations with reduced parasitics.
기술 자료
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | TLC3555-Q1 Automotive High-Speed CMOS Timer datasheet | PDF | HTML | 2024/07/20 |
Functional safety information | TLC3555-Q1 Functional Safety FIT Rate, FMD and Pin FMA | PDF | HTML | 2024/07/11 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
TLC3555EVM — TLC3555-Q1 evaluation module
The TLC3555EVM evaluation module (EVM) is designed to help users easily evaluate and test the operation and functionality of the TLC3555 device. The EVM can be configured in standard timer circuit configurations for evaluation. The EVM operates on a single-supply from 1.5V to 18V. The default (...)
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
SOIC (D) | 8 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.