SN74AUP2G00
- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption
(ICC = 0.9µA Maximum) - Low Dynamic-Power Consumption
(Cpd = 4.3 pF Typ at 3.3 V) - Low Input Capacitance (Ci = 1.5 pF Typical)
- Low Noise – Overshoot and Undershoot
<10% of VCC - Ioff Supports Partial-Power-Down Mode Operation
- Wide Operating VCC Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- tpd = 5.9 ns Maximum at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model
(A114-B, Class II) - 1000-V Charged-Device Model (C101)
- 2000-V Human-Body Model
NanoStar Is a trademark of Texas Instruments
The AUP family is TIs premier solution to the industrys low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).
The SN74AUP2G00 performs the Boolean function Y = A • B or Y = A + B in positive logic.
NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
您可能會感興趣的類似產品
引腳對引腳且具備與所比較裝置相同的功能
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | SN74AUP2G00 Low-Power Dual 2-Input Positive-NAND Gate datasheet (Rev. C) | 2010年 5月 7日 | |
Technical article | 如何閉鎖具有打嗝模式故障回應的電源轉換器 | PDF | HTML | 2024年 3月 14日 | |
Application brief | Catch a Digital Signal | PDF | HTML | 2021年 7月 16日 | |
Application brief | Understanding Schmitt Triggers (Rev. A) | PDF | HTML | 2019年 5月 22日 | |
Selection guide | Little Logic Guide 2018 (Rev. G) | 2018年 7月 6日 | ||
Selection guide | Logic Guide (Rev. AB) | 2017年 6月 12日 | ||
Application note | How to Select Little Logic (Rev. A) | 2016年 7月 26日 | ||
Application note | Semiconductor Packing Material Electrostatic Discharge (ESD) Protection | 2004年 7月 8日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組
TIDA-010050 — 用於 AMR 的超低功耗水流測量參考設計
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
DSBGA (YFP) | 8 | Ultra Librarian |
UQFN (RSE) | 8 | Ultra Librarian |
VSSOP (DCU) | 8 | Ultra Librarian |
X2SON (DQE) | 8 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點