產品詳細資料

Technology family LV-A Supply voltage (min) (V) 2 Supply voltage (max) (V) 5.5 Number of channels 4 Inputs per channel 4 IOL (max) (mA) 12 IOH (max) (mA) -12 Input type Schmitt-Trigger Output type Push-Pull Features High speed (tpd 10- 50ns), Over-voltage tolerant inputs, Partial power down (Ioff) Data rate (max) (Mbps) 70 Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LV-A Supply voltage (min) (V) 2 Supply voltage (max) (V) 5.5 Number of channels 4 Inputs per channel 4 IOL (max) (mA) 12 IOH (max) (mA) -12 Input type Schmitt-Trigger Output type Push-Pull Features High speed (tpd 10- 50ns), Over-voltage tolerant inputs, Partial power down (Ioff) Data rate (max) (Mbps) 70 Rating Catalog Operating temperature range (°C) -40 to 125
SOIC (D) 14 51.9 mm² 8.65 x 6 SOP (NS) 14 79.56 mm² 10.2 x 7.8 SSOP (DB) 14 48.36 mm² 6.2 x 7.8 TSSOP (PW) 14 32 mm² 5 x 6.4 TVSOP (DGV) 14 23.04 mm² 3.6 x 6.4
  • 2-V to 5.5-V VCC Operation
  • Max tpd of 9 ns at 5 V
  • Typical VOLP (Output Ground Bounce) <0.8 V at
    VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) >2.3 V at
    VCC = 3.3 V, TA = 25°C
  • Support Mixed-Mode Voltage Operation on All
    Ports
  • Latch-Up Performance Exceeds 250 mA per
    JESD 17
  • Ioff Supports Live Insertion, Partial Power-Down
    Mode, and Back Drive Protection
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • APPLICATIONS
    • Industrial PC: Rugged PC and Laptop
    • Access Control and Security: Camera
      Surveillance IP Network
    • Vending, Payment and Change Machines
    • Patient Monitoring STB / DVR / Streaming Media
      (Withdraw)
    • Other Motor Drives (Such as Switch Reluctance)

All other trademarks are the property of their respective owners

  • 2-V to 5.5-V VCC Operation
  • Max tpd of 9 ns at 5 V
  • Typical VOLP (Output Ground Bounce) <0.8 V at
    VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) >2.3 V at
    VCC = 3.3 V, TA = 25°C
  • Support Mixed-Mode Voltage Operation on All
    Ports
  • Latch-Up Performance Exceeds 250 mA per
    JESD 17
  • Ioff Supports Live Insertion, Partial Power-Down
    Mode, and Back Drive Protection
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • APPLICATIONS
    • Industrial PC: Rugged PC and Laptop
    • Access Control and Security: Camera
      Surveillance IP Network
    • Vending, Payment and Change Machines
    • Patient Monitoring STB / DVR / Streaming Media
      (Withdraw)
    • Other Motor Drives (Such as Switch Reluctance)

All other trademarks are the property of their respective owners

The ’LV132A devices are quadruple positive-NAND gates designed for 2-V to 5.5-V VCC operation.

The ’LV132A devices perform the Boolean function Y = A • B or Y = A + B in positive logic.

Each circuit functions as a NAND gate, but because of the Schmitt trigger, it has different input threshold levels for positive- and negative-going signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

The ’LV132A devices are quadruple positive-NAND gates designed for 2-V to 5.5-V VCC operation.

The ’LV132A devices perform the Boolean function Y = A • B or Y = A + B in positive logic.

Each circuit functions as a NAND gate, but because of the Schmitt trigger, it has different input threshold levels for positive- and negative-going signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet SNx4LV132A Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs datasheet (Rev. J) PDF | HTML 2015年 2月 20日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

14-24-LOGIC-EVM — 適用於 14 針腳至 24 針腳 D、DB、DGV、DW、DYY、NS 和 PW 封裝的邏輯產品通用評估模組

14-24-LOGIC-EVM 評估模組 (EVM) 設計用於支援任何 14 針腳至 24 針腳 D、DW、DB、NS、PW、DYY 或 DGV 封裝的任何邏輯裝置。

使用指南: PDF | HTML
TI.com 無法提供
模擬型號

HSPICE Model for SN74LV132A

SCEJ153.ZIP (51 KB) - HSpice Model
模擬型號

SN74LV132A Behavioral SPICE Model

SCLM188.ZIP (7 KB) - PSpice Model
模擬型號

SN74LV132A IBIS Model (Rev. A)

SCEM128A.ZIP (36 KB) - IBIS Model
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 14 Ultra Librarian
SOP (NS) 14 Ultra Librarian
SSOP (DB) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian
TVSOP (DGV) 14 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片