LMK03318

Name: LMK03318
Brand: TI
SKU: LMK03318
Price: 6.1 USD

ACTIVE

Ultra-low jitter clock generator family with single PLL

Order now

Data sheet

document-pdfAcrobat LMK03318 Ultra-Low-Noise Jitter Clock Generator Family With One PLL, Eight Outputs, Integrated EEPROM datasheet (Rev. E) PDF | HTML

LMK03318

ACTIVE

Data sheet

Order now

Product details

Function

Ultra-low jitter clock generator

Number of outputs

Output frequency (max) (MHz)

1000

Core supply voltage (V)

3.3

Output supply voltage (V)

1.8, 2.5, 3.3

Input type

LVCMOS, LVDS, LVPECL, XTAL

Output type

CML, HCSL, LVCMOS, LVDS, LVPECL

Operating temperature range (°C)

-40 to 85

Features

I2C, Integrated EEPROM, Pin programmable

Rating

Catalog

Function

Ultra-low jitter clock generator

Number of outputs

Output frequency (max) (MHz)

1000

Core supply voltage (V)

3.3

Output supply voltage (V)

1.8, 2.5, 3.3

Input type

LVCMOS, LVDS, LVPECL, XTAL

Output type

CML, HCSL, LVCMOS, LVDS, LVPECL

Operating temperature range (°C)

-40 to 85

Features

I2C, Integrated EEPROM, Pin programmable

Rating

Catalog

WQFN (RHS)

49 mm² 7 x 7

Ultra-Low Noise, High Performance
- Jitter: 100-fs RMS Typical, F_OUT > 100 MHz
- PSNR: –80 dBc, Robust Supply Noise Immunity
Flexible Device Options
- Up to 8 AC-LVPECL, AC-LVDS, AC-CML, HCSL or LVCMOS Outputs, or Any Combination
- Pin Mode, I²C Mode, EEPROM Mode
- 71-Pin Selectable Pre-programmed Default Start-Up Options
Dual Inputs With Automatic or Manual Selection
- Crystal Input: 10 to 52 MHz
- External Input: 1 to 300 MHz
Frequency Margining Options
- Fine Frequency Margining Using Low-Cost Pullable Crystal Reference
- Glitchless Coarse Frequency Margining (%) Using Output Dividers
Other Features
- Supply: 3.3-V Core, 1.8-V, 2.5-V, or 3.3-V Output Supply
- Industrial Temperature Range (–40ºC to 85ºC)

Ultra-Low Noise, High Performance
- Jitter: 100-fs RMS Typical, F_OUT > 100 MHz
- PSNR: –80 dBc, Robust Supply Noise Immunity
Flexible Device Options
- Up to 8 AC-LVPECL, AC-LVDS, AC-CML, HCSL or LVCMOS Outputs, or Any Combination
- Pin Mode, I²C Mode, EEPROM Mode
- 71-Pin Selectable Pre-programmed Default Start-Up Options
Dual Inputs With Automatic or Manual Selection
- Crystal Input: 10 to 52 MHz
- External Input: 1 to 300 MHz
Frequency Margining Options
- Fine Frequency Margining Using Low-Cost Pullable Crystal Reference
- Glitchless Coarse Frequency Margining (%) Using Output Dividers
Other Features
- Supply: 3.3-V Core, 1.8-V, 2.5-V, or 3.3-V Output Supply
- Industrial Temperature Range (–40ºC to 85ºC)

The LMK03318 device is an ultra-low-noise PLLATINUM™ clock generator with one fractional-N frequency synthesizer with integrated VCO, flexible clock distribution and fanout, and pin-selectable configuration states stored in on-chip EEPROM. The device can generate multiple clocks for various multi-gigabit serial interfaces and digital devices, thus reducing BOM cost and board area and improving reliability by replacing multiple oscillators and clock distribution devices. The ultra-low jitter reduces bit-error rate (BER) in high-speed serial links.

For the PLL, a differential clock, a single-ended clock, or a crystal input can be selected as the reference clock. The selected reference input can be used to lock the VCO frequency at an integer or fractional multiple of the reference input frequency. The VCO frequency can be tuned between 4.8 GHz and 5.4 GHz. The PLL offers the flexibility to select a predefined or user-defined loop bandwidth, depending on the needs of the application. The PLL has a post-divider that can be selected between divide-by 2, 3, 4, 5, 6, 7, or 8.

All the output channels can select the divided-down VCO clock from the PLL as the source for the output divider to set the final output frequency. Some output channels can also independently select the reference input for the PLL as an alternative source to be bypassed to the corresponding output buffers. The 8-bit output dividers support a divide range of 1 to 256 (even or odd), output frequencies up to 1 GHz, and output phase synchronization capability.

All output pairs are ground-referenced CML drivers with programmable swing that can be interfaced to LVDS, LVPECL, or CML receivers with AC coupling. All output pairs can also be independently configured as HCSL outputs or 2 × 1.8-V LVCMOS outputs. The outputs offer lower power at 1.8 V, higher performance and power supply noise immunity, and lower EMI compared to voltage-referenced driver designs (such as traditional LVDS and LVPECL drivers). Two additional 3.3-V LVCMOS outputs can be obtained via the STATUS pins. This is an optional feature in case of a need for 3.3-V LVCMOS outputs and device status signals are not needed.

The device features self start-up from on-chip programmable EEPROM or pre-defined ROM memory, which offers multiple custom device modes selectable via pin control eliminating the need for serial programming. The device registers and on-chip EEPROM settings are fully programmable through the I²C-compatible serial interface. The device slave address is programmable in EEPROM and LSBs can be set with a 3-state pin.

The device provides two frequency margining options with glitch-free operation to support system design verification tests (DVT), such as standard compliance and system timing margin testing. Fine frequency margining (in ppm) can be supported by using a low-cost pullable crystal on the internal crystal oscillator (XO), and selecting this input as the reference to the PLL synthesizer. The frequency margining range is determined by the trim sensitivity of the crystal and the on-chip varactor range. XO frequency margining can be controlled through pin or I²C control for ease-of use and high flexibility. Coarse frequency margining (in %) is available on any output channel by changing the output divide value via I²C interface, which synchronously stops and restarts the output clock to prevent a glitch or runt pulse when the divider is changed.

Internal power conditioning provide excellent power supply noise rejection (PSNR), reducing the cost and complexity of the power delivery network. The analog and digital core blocks operate from 3.3-V ± 5% supply and output blocks operate from 1.8-V, 2.5-V, or 3.3-V ± 5% supply.

filter

Find other Clock generators

Download View video with transcript Video

Technical documentation

star

=Top documentation for this product selected by TI

No results found. Please clear your search and try again.

View all 6

	Type	Title		Date
*	Data sheet	LMK03318 Ultra-Low-Noise Jitter Clock Generator Family With One PLL, Eight Outputs, Integrated EEPROM datasheet (Rev. E)	PDF \| HTML	20 Apr 2018
	Application note	Clocking for PCIe Applications	PDF \| HTML	28 Nov 2023
	Application note	Clocking High Speed Serial Links with LMK033X8 (Rev. A)		07 Jan 2016
	Application note	Frequency Margining Using TI High-Performance Clock Generators (Rev. A)		12 Dec 2015
	EVM User's guide	LMK03318EVM CodeLoader Software User's Guide		25 Nov 2015
	EVM User's guide	LMK03318EVM User's Guide		25 Nov 2015

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

LMK03318EVM — LMK03318EVM Ultra-Low-Jitter Clock Generator EVM With 1 PLL, 8 Differential Outputs, and 2 Inputs

The LMK03318EVM evaluation module provides a complete clocking platform to evaluate the 100-fs RMS jitter performance and pin-/software-configuration modes and features of the Texas Instruments LMK03318 Ultra-Low-Jitter Clock Generator with 1 PLL, 8 outputs, 2 inputs, and integrated EEPROM.

The (...)

User guide: PDF

Not available on TI.com

Support software

TICSPRO-SW — TICS Pro GUI and Live Programming Tool for Clocking Devices

Texas Instruments clocks and synthesizers (TICS) pro software is used to program the evaluation modules (EVMs) for product numbers with these prefixes: CDC, LMK and LMX. These products include phase-locked loops and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices.

Supported products & hardware

Products

Clock generators

CDCE6214-Q1 — Ultra-low power clock generator supporting PCIe gen 1-5 with 2 inputs, 4 outputs and internal EEPROM

CDCI6214 — PCIe Gen4 support ultra-low power clock generator with four programmable outputs & EEPROM

LMK02000 — 1 to 800-MHz, precision clock distributor with integrated PLL and 3 LVDS / 5 LVPECL outputs

LMK02002 — 1 to 800-MHz, precision clock distributor with integrated PLL and 4 LVPECL outputs

LMK03200 — Precision 0-delay clock conditioner with integrated VCO

LMK03318 — Ultra-low jitter clock generator family with single PLL

LMK03328 — Ultra-low jitter clock generator family with two independent PLLs

LMK03806 — Ultra-low jitter clock generator with 14 outputs

LMK3H0102 — Bulk acoustic wave (BAW)-based PCIe Gen 1 to Gen 6-compliant referenceless clock generator

Clock buffers

CDCDB2000 — DB2000QL compliant 20-output clock buffer for PCIe® Gen 1 to Gen 5

CDCDB800 — 8-output clock buffer for PCIe® Gen 1 to Gen 6

LMK01000 — 1.6-GHz high performance clock buffer, divider, and distributor with 3 LVDS & 5 LVPECL outputs

LMK01010 — 1.6-GHz high performance clock buffer, divider, and distributor with 8 LVDS outputs

LMK01020 — 1.6-GHz high performance clock buffer, divider, and distributor with 8 LVPECL outputs

LMK01801 — Dual clock distribution

LMK1D1208I — 8-channel output, 1.8-V, 2.5-V, and 3.3-V LVDS buffer with I²C

LMKDB1104 — 4-output LP-HCSL clock buffer for PCIe Gen 1 to Gen 6

LMKDB1108 — 8-output LP-HCSL clock buffer for PCIe Gen 1 to Gen 6

LMKDB1120 — DB2000QL-compliant 20-output clock buffer for PCIe Gen 1 to Gen 6

LMKDB1204 — 2-input 4-output LP-HCSL clock MUX for PCIe Gen 1 to Gen 6

Oscillators

LMK61E0M — LVCMOS ultra-low jitter programmable oscillator with internal EEPROM

LMK61E2 — 156.250-MHz, ±50 ppm, ultra-low jitter, integrated EEPROM, fully programmable oscillator

Clock jitter cleaners

LMK04100 — Precision clock conditioners clock jitter cleaner with cascaded PLLs

LMK04101 — Jitter cleaner with integrated 1430 to 1570-MHz VCO:3 outputs for 2VPEC/LVPEC+4 outputs for LVCOMS

LMK04102 — Jitter cleaner with integrated 1600 to 1750-MHz VCO:3 outputs for 2VPEC/LVPEC+4 outputs for LVCOMS

LMK04110 — Jitter cleaner with integrated 1185 to 1296-MHz VCO:5 outputs for 2VPEC/LVPEC

LMK04111 — Jitter cleaner with integrated 1430 to 1570-MHz VCO:5 outputs for 2VPEC/LVPEC

LMK04131 — Jitter cleaner with integrated 1430 to 1570-MHz VCO:2 outputs for 2VPEC/LVPEC+LVDS+LVCOMS

LMK04133 — Jitter cleaner with integrated 1840 to 2160-MHz VCO:2 outputs for 2VPEC/LVPEC+LVDS+LVCOMS

LMK04208 — Ultra low-noise clock jitter cleaner with 6 programmable outputs

LMK04228 — Ultra low-noise clock jitter cleaner with dual loop PLLs

LMK04368-EP — Enhanced product ultra-low-noise 3.2-GHz JESD204C jitter cleaner

LMK04610 — Ultra low-noise and low power JESD204B compliant clock jitter cleaner with dual PLLs

LMK04616 — Ultra low-noise and low power JESD204B compliant clock jitter cleaner

LMK04714-Q1 — Automotive, ultra low-noise 3.2-GHz, JESD204B and JESD204C dual-loop clock jitter cleaner

LMK04803 — Low-noise clock jitter cleaner with dual cascaded PLLs and integrated 1.9-GHz VCO

LMK04816 — Three input low-noise clock jitter cleaner with dual loop PLLs

LMK04821 — Ultra low jitter synthesizer and jitter cleaner with JESD204B support

LMK04826 — Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 1840 to1970-MHz VCO0

LMK04828 — Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 2370 to 2630-MHz VCO0.

LMK04828-EP — Ultra low-noise JESD204B compliant clock jitter cleaner with temperature range -55 to 105c

LMK04832 — Ultra-low-noise, 3.2-GHz, 15-output, JESD204B clock jitter cleaner with dual loop

LMK04832-SEP — Radiation-tolerant, 30-krad, ultra-low-noise, 3.2-GHz 15-output JESD204C clock jitter cleaner

LMK04832-SP — Radiation-hardened-assured (RHA), ultra-low-noise, 3.2-GHz, 15-output clock jitter cleaner

Clock network synchronizers

LMK05028 — Low-jitter dual-channel network synchronizer clock

LMK05318 — Ultra-low jitter single channel network synchronizer clock with BAW

LMK05318B — Ultra-low jitter single channel network synchronizer clock with BAW

LMK5B12204 — Ultra-low jitter clock generator with network synchronization and BAW technology

LMK5B33216 — 16-output, three DPLL and APLL, network synchronizer with integrated 2.5-GHz bulk-acoustic-wave VCO

LMK5B33414 — 14-output, three DPLL and APLL, network synchronizer with integrated 2.5-GHz bulk-acoustic-wave VCO

LMK5C33216 — Ultra-low jitter clock synchronizer with JESD204B for wireless communications with BAW

LMK5C33216A — Three DPLL, three APLL, two-input and 16-output network synchronizer with JESD204B/C and BAW VCO

RF PLLs & synthesizers

LMX1204 — 12.8-GHz RF buffer, multiplier and divider with JESD204B/C SYSREF support and phase synchronization

LMX1214 — 1:5 18GHz RF buffer and divider with auxiliary clock

LMX1860-SEP — Rad tolerant 15GHz RF buffer, multiplier, divider with SYSREF (JESD204B/C support) and FPGA clock

LMX1906-SP — Radiation-hardness-assured (RHA) 15GHz buffer, multiplier and divider with SYSREF and FPGA clock

LMX2485 — 500-MHz to 3-GHz delta-sigma low power dual PLL for RF personal communications

LMX2485E — 50-MHz to 3-GHz delta-sigma low power dual PLL for RF personal communications

LMX2485Q-Q1 — 500MHz to 3GHz automotive delta-sigma low power dual PLL

LMX2486 — 1-GHz to 4.5-GHz delta-sigma low power dual PLL for RF personal communications

LMX2487 — 1 to 6-GHz delta-sigma low power dual PLLatinum frequency synthesizer with 3.0-GHz integer PLL

LMX2487E — 3-GHz to 7.5-GHz delta-sigma low power dual PLL for RF personal communications

LMX2491 — 6.4-GHz low noise fractional-N PLL with ramp/chirp generation

LMX2492 — 500MHz to 14GHz wideband, low noise fractional-N PLL with ramp/chirp generation

LMX2492-Q1 — Automotive grade 500-MHz to 14-GHz wideband, low noise fractional-N PLL with ramp/chirp generation

LMX2531 — High performance frequency synthesizer system with integrated VCO

LMX2541 — Ultra-low noise PLLatinum frequency synthesizer with integrated VCO

LMX2571 — 1.34-GHz, low-power, extreme-temperature RF synthesizer with frequency-shift keying (FSK) modulation

LMX2571-EP — Enhanced-product, 1.34-GHz, low-power, extreme-temperature RF synthesizer with FSK modulation

LMX2572 — 6.4-GHz low-power wideband RF synthesizer

LMX2572LP — 2-GHz low power wideband RF synthesizer with FSK modulation

LMX2581 — 3.76-GHz wideband frequency synthesizer with integrated VCO

LMX2581E — 3.8-GHz wideband frequency synthesizer with integrated VCO

LMX2582 — 5.5-GHz high performance, wideband PLLatinum RF synthesizer

LMX2592 — 9.8-GHz wideband frequency synthesizer with integrated VCO

LMX2594 — 15-GHz wideband PLLatinum™ RF synthesizer with phase synchronization and JESD204B support

LMX2595 — 20-GHz wideband RF synthesizer with phase synchronization & JESD204B support

LMX2820 — 22.6-GHz wideband RF synthesizer with phase synchronization, JESD and <5-µs frequency calibration

Hardware development

Evaluation board

LMK03806BEVAL — LMK03806B Evaluation Board

LMK04208EVM — Two Input, 6+1 Output, Clock Jitter Cleaner With Dual Cascaded PLLs and Integrated 2.9 GHz VCO

LMK04616EVM — LMK04616 Evaluation Module

LMK04805BEVAL — Clock Jitter Cleaner With Dual Cascaded PLLs and Integrated 2.2 GHz VCO

LMK04806BEVAL — Clock Jitter Cleaner With Dual Cascaded PLLs and Integrated 2.5 GHz VCO

LMK04816BEVAL — Three Input, Thirteen Output, Clock Jitter Cleaner with Dual Cascaded PLLs and Integrated 2.5 GHz VC

LMK04826BEVM — LMK04826BEVM Evaluation Module

LMK04828BEVM — LMK04828 evaluation module

LMK04832EVM — LMK04832 JESD204B Clock Jitter Cleaner/Clock Generator/Distribution Evaluation Module

LMK04832SEPEVM — LMK04832-SEP evaluation module for ultra-low-noise, 3.2-GHz 15-output clock jitter clea

LMK04906BEVAL — Three Input, Seven Output, Clock Jitter Cleaner with Dual Cascaded PLLs and Integrated 2.5 GHz VCO

LMK5B33216EVM — LMK5B33216 evaluation module for 16-output, three DPLL and APLL, network synchronizer with BAW VCO

LMX2571EPEVM — LMX2571-EP evaluation module for 1.34-GHz, low-power, extreme-temperature RF synthesizer

LMX2582EVM — LMX2582EVM High Performance, Wideband Frequency PLLatinum RF Synthesizer With Integrated VCO

LMX2592EVM — LMX2592EVM high-performance, wideband frequency RF synthesizer PLLATINUM™ integrated circuit

LMX2594PSEVM — LMX2594 evaluation module for 15-GHz RF synthesizer with multiple-device phase synchronization

XMICR-3P-LMX2492 — LMX2492 X-MWblock evaluation modules

XMICR-3P-LMX2572 — LMX2572 X-MWblock evaluation modules

XMICR-3P-LMX2592 — LMX2592 X-MWblock evaluation modules

XMICR-3P-LMX2594 — LMX2594 X-MWblock evaluation modules

XMICR-3P-LMX2595 — LMX2595 X-MWblock evaluation modules

LMK04832EVM-CVAL — LMK04832-SP evaluation module for ultra-low-noise, dual-loop, JESD204B clock jitter cleaner

LMK04368EPEVM — LMK04368-EP evaluation module for JESD204B/C dual-loop clock jitter cleaner

LMK61E0MEVM — LMK61E0M Ultra-Low-Jitter Programmabler Oscillator Evaluation Module

LMK61E2EVM — LMK61E2EVM Ultra-Low-Jitter Programmable Oscillator Evaluation Module

LMX1204EVM — LMX1204 evaluation module for RF buffer, multiplier and divider with JESD204B/C SYSREF support

LMX2594EVM — LMX2594EVM 15-GHz wideband RF synthesizer with phase synchronization & JESD204B evaluation module

LMX2595EVM — 20-GHz Wideband RF Synthesizer With Phase Synchronization and JESD204B Evaluation Module

LMX2615EVM-CVAL — Space grade synthesizer evaluation module

LMX2694EPEVM — 15-GHz wideband RF synthesizer evaluation module

LMX2572EVM — 6.4-GHz Low Power Wideband RF Synthesizer with Phase Synchronization and JESD204B Support

LMX2572LPEVM — 2-GHz Low Power Wideband RF Synthesizer with FSK Modulation Evaluation Module

LMX2581EVM — LMX2581 evaluation module

LMX2820EVM — LMX2820 22.6-GHz wideband RF synthesizer evaluation module

LMX8410LEVM — I/Q demodulator evaluation module

LMK5B12212EVM — LMK5B12212 evaluation module

LMK5B33414EVM — LMK5B33414 evaluation module for 14-output, three DPLL and APLL, network synchronizer with BAW VCO

LMK5C33216AEVM — LMK5C33216A evaluation module

LMK5C33216EVM — LMK5C33216 clock synchronizer DPLL 2 input 16 outputs evaluation module

LMK5C33414AEVM — LMK5C33414A evaluation module

LMK05028EVM — LMK05028 Network Clock Generator and Synchronizer Evaluation Module

LMK05318BEVM — Network synchronizer clock evaluation module

CDCI6214EVM — CDCI6214 Ultra-Low Power Clock Generator Evaluation Module

CDCE6214-Q1EVM — 4 differential and 1 LVCMOS outputs clock generator evaluation module

LMK3H0102EVM — LMK3H0102 evaluation module

Software

IDE, configuration, compiler or debugger

CODELOADER — CodeLoader Software for device register programming

Download options

Simulation model

LMK03328 IBIS Model (Rev. B)

SNAM177B.ZIP (88 KB) - IBIS Model

Download

Design tool

CLOCK-TREE-ARCHITECT — Clock tree architect programming software

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.

Design now

Design tool

PLLATINUMSIM-SW — PLLatinum Sim Tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

Supported products & hardware

Products

Clock buffers

CDCDB2000 — DB2000QL compliant 20-output clock buffer for PCIe® Gen 1 to Gen 5

CDCDB400 — 4-output clock buffer for PCIe® Gen 1 to Gen 6

CDCDB800 — 8-output clock buffer for PCIe® Gen 1 to Gen 6

CDCDB803 — 8-output clock buffer for PCIe® Gen 1 to Gen 6 with selectable SMBus addresses

CDCLVC1102 — Low jitter, 1:2 LVCMOS fan-out clock buffer

CDCLVC1103 — Low jitter, 1:3 LVCMOS fan-out clock buffer

CDCLVC1104 — Low jitter, 1:4 LVCMOS fan-out clock buffer

CDCLVC1106 — Low jitter, 1:6 LVCMOS fan-out clock buffer

CDCLVC1108 — Low jitter, 1:8 LVCMOS fan-out clock buffer

CDCLVC1110 — Low jitter, 1:10 LVCMOS fan-out clock buffer

CDCLVC1112 — Low jitter, 1:12 LVCMOS fan-out clock buffer

CDCLVC1310 — Universal input, 10-output low impedance LVCMOS buffer

CDCLVD110 — 1-to-10 LVDS clock buffer up to 900-MHz with minimum skew for clock distribution

CDCLVD110A — 1-to-10 LVDS clock buffer up to 1100-MHz with minimum skew for clock distribution

CDCLVD1204 — Low jitter, 2-input selectable 1:4 universal-to-LVDS buffer

CDCLVD1208 — Low jitter, 2-input selectable 1:8 universal-to-LVDS buffer

CDCLVD1212 — Low jitter, 2-input selectable 1:12 universal-to-LVDS buffer

CDCLVD1213 — Low jitter, 1:4 universal-to-LVDS buffer with selectable output divider

CDCLVD1216 — Low jitter, 2-input selectable 1:16 universal-to-LVDS buffer

CDCLVD2102 — Low jitter, dual 1:2 universal-to-LVDS buffer

CDCLVD2104 — Low jitter, dual 1:4 universal-to-LVDS buffer

CDCLVD2106 — Low jitter, dual 1:6 universal-to-LVDS buffer

CDCLVD2108 — Low jitter, dual 1:8 universal-to-LVDS buffer

CDCLVP110 — 1:10 LVPECL/HSTL to LVPECL clock driver

CDCLVP1102 — Low jitter 1:2 universal-to-LVPECL buffer

CDCLVP111 — 1:10 LVPECL buffer with selectable input

CDCLVP111-EP — HiRel, 1:10 LVPECL buffer with selectable input

CDCLVP111-SP — 1:10 high speed clock buffer with selectable input clock driver

CDCLVP1204 — Low-jitter, two-input, selectable 1:4 universal-to-LVPECL buffer

CDCLVP1208 — Low jitter, 2-input selectable 1:8 universal-to-LVPECL buffer

CDCLVP1212 — Low jitter, 2-input selectable 1:12 universal-to-LVPECL buffer

CDCLVP1216 — Low jitter, 2-input selectable 1:16 universal-to-LVPECL buffer

CDCLVP2102 — Low jitter, dual 1:2 universal-to-LVPECL buffer

CDCLVP2104 — Low jitter, dual 1:4 universal-to-LVPECL buffer

CDCLVP2106 — Low jitter, dual 1:6 universal-to-LVPECL buffer

CDCLVP2108 — Low jitter, dual 1:8 universal-to-LVPECL buffer

CDCLVP215 — Dual 1:5 high speed LVPECL fan out buffer

LMK00301 — 3-GHz, 10-output differential fanout buffer / level translator

LMK00304 — 3.1-GHz differential clock buffer/level translator with 4 configurable outputs

LMK00306 — 3.1-GHz differential clock buffer/level translator with 6 configurable outputs

LMK00308 — 3.1-GHz differential clock buffer/level translator with 8 configurable outputs

LMK00334 — 4-output PCIe® Gen1/Gen2/Gen3/Gen4/Gen5 clock buffer and level translator

LMK00334-Q1 — Automotive 4-output PCIe® Gen1/Gen2/Gen3/Gen4/Gen5 clock buffer and level translator

LMK00338 — 8-output PCIe® Gen1/Gen2/Gen3/Gen4/Gen5 clock buffer and level translator

LMK1C1102 — 2-channel output LVCMOS 1.8-V buffer

LMK1C1103 — 3-channel output LVCMOS 1.8-V buffer

LMK1C1104 — 4-channel output LVCMOS 1.8-V buffer

LMK1C1106 — 6-channel output LVCMOS 1.8-V buffer

LMK1C1108 — 8-channel output LVCMOS 1.8-V buffer

LMK1D1204 — 4-channel output LVDS 1.8-V buffer

LMK1D1204P — 4-channel output LVDS 1.8-V, 2.5-V, and 3.3-V buffer with pin control

LMK1D1208 — 8-channel output LVDS 1.8-V, 2.5-V, and 3.3-V buffer

LMK1D1208I — 8-channel output, 1.8-V, 2.5-V, and 3.3-V LVDS buffer with I²C

LMK1D1208P — 8-channel output 1.8-V, 2.5-V, and 3.3-V LVDS buffer with pin control

LMK1D1212 — 12-channel output 1.8-V, 2.5-V, and 3.3-V LVDS buffer

LMK1D1216 — 16-channel output 1.8-V, 2.5-V, and 3.3-V LVDS buffer

LMK1D2102 — Dual bank 2-channel output LVDS 1.8-V, 2.5-V, and 3.3-V buffer

LMK1D2102L — Low additive jitter LVDS buffer

LMK1D2104 — Dual bank 4-channel output 1.8V, 2.5V and 3.3V LVDS buffer

LMK1D2106 — Dual bank 6-channel output 1.8-V, 2.5-V, and 3.3-V LVDS buffer

LMK1D2106L — Dual bank 2-channel output LVDS 1.8V, 2.5V and 3.3V buffer with 0.7V output common mode option

LMK1D2108 — Dual bank 8-channel output 1.8-V, 2.5-V, and 3.3-V LVDS buffer