GUI para el módulo de evaluación (EVM)
CDCE62005
Generador/limpiador de fluctuación de reloj de 5/10 salidas con dos VCO integrados
Hoja de datos
CDCE62005
- Superior Performance:
- Low Noise Clock Generator: 550 fs rms typical (10 kHz to 20 MHz Integration Bandwidth),
FC = 100 MHz - Low Noise Jitter Cleaner: 2.6 ps rms typical (10 kHz to 20 MHz Integration Bandwidth),
FC = 100 MHz
- Low Noise Clock Generator: 550 fs rms typical (10 kHz to 20 MHz Integration Bandwidth),
- Flexible Frequency Planning:
- 5 Fully Configurable Outputs: LVPECL, LVDS, LVCMOS and Special High Swing Output Modes
- Unique Dual-VCO Architecture Supports a Wide Tuning Range: 1.750 GHz to 2.356 GHz
- Output Frequency Ranges from 4.25 MHz to 1.175 GHz in Synthesizer Mode
- Output Frequency up to 1.5 GHz in Fan-Out Mode
- Independent Coarse Skew Control on all Outputs
- High Flexibility:
- Integrated EEPROM Determines Device Configuration at Power-up
- Smart Input Multiplexer Automatically Switches Between One of Three Reference Inputs
- 7-mm × 7-mm 48-Pin VQFN Package (RGZ)
- –40°C to +85°C Temperature Range
The CDCE62005 is a high performance clock generator and distributor featuring low output jitter, a high degree of configurability via a SPI interface, and programmable start up modes determined by on-chip EEPROM. Specifically tailored for clocking data converters and high-speed digital signals, the CDCE62005 achieves jitter performance well under 1 ps RMS (10 kHz to 20 MHz integration bandwidth).
The CDCE62005 incorporates a synthesizer block with partially integrated loop filter, a clock distribution block including programmable output formats, and an input block featuring an innovative smart multiplexer. The clock distribution block includes five individually programmable outputs that can be configured to provide different combinations of output formats (LVPECL, LVDS, LVCMOS). Each output can also be programmed to a unique output frequency (up to 1.5 GHz) and skew relationship via a programmable delay block (note that frequency range depends on operational mode and output format selected). If all outputs are configured in single-ended mode (for example, LVCMOS), the CDCE62005 supports up to ten outputs. Each output can select one of four clock sources to condition and distribute including any of the three clock inputs or the output of the frequency synthesizer. The input block includes two universal differential inputs which support frequencies in the range of 40 kHz to 500 MHz and an auxiliary input that can be configured to connect to an external crystal via an on chip oscillator block.
The smart input multiplexer has two modes of operation, manual and automatic. In manual mode, the user selects the synthesizer reference via the SPI interface. In automatic mode, the input multiplexer will automatically select between the highest priority input clock available.
Documentación técnica
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 11 Diseño y desarrollo
Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.
Placa de evaluación
CDCE62005EVM — Módulo de evaluación CDCE62005EVM
The CDCE62005 is a high performance clock generator and distributor featuring low output jitter, a high degree of configurability via a SPI interface, and programmable start up modes determined by on-chip EEPROM. Specifically tailored for clocking data converters and high-speed digital signals, (...)
Guía del usuario: PDF
Placa de evaluación
DAC3152EVM — Módulo de evaluación del convertidor digital a analógico DAC3152 de dos canales, 10 bits y 500 MSPS
The DAC3152EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' dual-channel 10-bit 500 MSPS DAC3152 digital-to-analog converter (DAC) with 10-byte wide DDR LVDS data input, very low power, size and latency. The EVM provides a flexible environment to test (...)
Guía del usuario: PDF
Placa de evaluación
DAC3162EVM — Módulo de evaluación del convertidor digital a analógico DAC3162 de dos canales, 12 bits y 500 MSPS
The DAC3162EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' dual-channel 12-bit 500 MSPS DAC3162 digital-to-analog converter (DAC) with 12-byte wide DDR LVDS data input, very low power, size and latency. The EVM provides a flexible environment to test (...)
Guía del usuario: PDF
Placa de evaluación
DAC3283EVM — Módulo de evaluación DAC3283 digital a analógico de doble canal, 16 bits, 800 MSPS, 1x-4x con interp
The DAC3283EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' dual-channel 16-bit 800 MSPS DAC3283 digital-to-analog converter (DAC) with 8-byte wide DDR LVDS data input, integrated 2x/4x interpolation filters and exceptional linearity at high IFs. The (...)
Guía del usuario: PDF
Soporte de software
SCAC105 — CDCE62005 EVM Control Software Installer
Productos y hardware compatibles
Productos
Generadores de señal de reloj
Desarrollo de hardware
Placa de evaluación
Herramienta de simulación
PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI
PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Diseños de referencia
TIDEP0036 — Diseño de referencia con TMS320C6657 para implementar una solución de códec OPUS eficaz
The TIDEP0036 reference design provides an example of the ease of running TI optimized Opus encoder/decoder on the TMS320C6657 device. Since Opus supports a a wide range of bit rates, frame sizes and sampling rates, all with low delay, it has applicability for voice communications, networked audio (...)
Diseños de referencia
TIDA-00078 — Sistema de conversión descendente directa con corrección I/Q
The I/Q Correction block implemented in the Field Programmable Gate Array (FPGA) of the TSW6011EVM helps users to adopt a direct down conversion receiver architecture in a wireless system. The I/Q correction block consists of a single-tap blind algorithm, which corrects the frequency-independent (...)
| Encapsulado | Pines | Símbolos CAD, huellas y modelos 3D |
|---|---|---|
| VQFN (RGZ) | 48 | Ultra Librarian |
Pedidos y calidad
Información incluida:
- RoHS
- REACH
- Marcado del dispositivo
- Acabado de plomo/material de la bola
- Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
- Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
- Contenido del material
- Resumen de calificaciones
- Monitoreo continuo de confiabilidad
Información incluida:
- Lugar de fabricación
- Lugar de ensamblaje
Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.
Soporte y capacitación
Foros de TI E2E™ con asistencia técnica de los ingenieros de TI
El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.
Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI.
