Ultra-low jitter BAW VCO based Wireless clocks
- 42-fs typical/ 60-fs maximum RMS jitter at 491.52 MHz
- 47-fs typical/ 65-fs maximum RMS jitter at 245.76 MHz
Three high-performance Digital Phase Locked Loops (DPLLs) with paired Analog Phase Locked Loops (APLLs)
- Programmable DPLL loop bandwidth from 1 mHz to 4 kHz
- < 1-ppt DCO frequency adjustment step size
Four differential or single-ended DPLL inputs
- 1-Hz (1-PPS) to 800-MHz input frequency
- Digital holdover and hitless switching
14 differential outputs with programmable HSDS/LVPECL, LVDS and HSCL output formats
- Up to 18 total frequency outputs when configured with 6 LVCMOS frequency outputs on OUT0_P/N, OUT1_P/N, GPIO1 and GPIO2 and 12 differential outputs
- 1-Hz (1-PPS) to 1250-MHz output frequency with programmable swing and common mode
- PCIe Gen 1 to 6 compliant
I2C, 3-wire SPI, or 4-wire SPI interface
Ambient operating temperature: –40°C to 85°C

Ultra-low jitter BAW VCO based Wireless clocks
- 42-fs typical/ 60-fs maximum RMS jitter at 491.52 MHz
- 47-fs typical/ 65-fs maximum RMS jitter at 245.76 MHz
Three high-performance Digital Phase Locked Loops (DPLLs) with paired Analog Phase Locked Loops (APLLs)
- Programmable DPLL loop bandwidth from 1 mHz to 4 kHz
- < 1-ppt DCO frequency adjustment step size
Four differential or single-ended DPLL inputs
- 1-Hz (1-PPS) to 800-MHz input frequency
- Digital holdover and hitless switching
14 differential outputs with programmable HSDS/LVPECL, LVDS and HSCL output formats
- Up to 18 total frequency outputs when configured with 6 LVCMOS frequency outputs on OUT0_P/N, OUT1_P/N, GPIO1 and GPIO2 and 12 differential outputs
- 1-Hz (1-PPS) to 1250-MHz output frequency with programmable swing and common mode
- PCIe Gen 1 to 6 compliant
I2C, 3-wire SPI, or 4-wire SPI interface
Ambient operating temperature: –40°C to 85°C

The LMK5C33414AS1 is a high-performance network synchronizer and jitter cleaner designed to meet the stringent requirements of wireless communications and infrastructure applications.

The LMK5C33414AS1 is a device bundled with software support for IEEE-1588 PTP synchronization to a primary reference clock source. For more information, contact TI.

The network synchronizer integrates three DPLLs to provide hitless switching and jitter attenuation with programmable loop bandwidth and no external loop filters, maximizing flexibility and ease of use. Each DPLL phase locks a paired APLL to a reference input.

APLL3 features ultra high performance PLL with TI’s proprietary Bulk Acoustic Wave (BAW) technology and can generate 491.52-MHz output clocks with 42-fs typical / 60-fs maximum RMS jitter irrespective of the DPLL reference input frequency and jitter characteristics. APLL2 and APLL1 provide options for a second or third frequency and/or synchronization domain.

Reference validation circuitry monitors the DPLL reference clocks and performs a hitless switch between them upon detecting a switchover event. Zero-Delay Mode (ZDM) and phase cancellation may be enabled to control the phase relationship from input to outputs.

The device is fully programmable through I2C or SPI interface. The onboard EEPROM can be used to customize system start-up clocks. The device also features factory default ROM profiles as fallback options.

The LMK5C33414AS1 is a high-performance network synchronizer and jitter cleaner designed to meet the stringent requirements of wireless communications and infrastructure applications.

The LMK5C33414AS1 is a device bundled with software support for IEEE-1588 PTP synchronization to a primary reference clock source. For more information, contact TI.

The network synchronizer integrates three DPLLs to provide hitless switching and jitter attenuation with programmable loop bandwidth and no external loop filters, maximizing flexibility and ease of use. Each DPLL phase locks a paired APLL to a reference input.

APLL3 features ultra high performance PLL with TI’s proprietary Bulk Acoustic Wave (BAW) technology and can generate 491.52-MHz output clocks with 42-fs typical / 60-fs maximum RMS jitter irrespective of the DPLL reference input frequency and jitter characteristics. APLL2 and APLL1 provide options for a second or third frequency and/or synchronization domain.

Reference validation circuitry monitors the DPLL reference clocks and performs a hitless switch between them upon detecting a switchover event. Zero-Delay Mode (ZDM) and phase cancellation may be enabled to control the phase relationship from input to outputs.

The device is fully programmable through I2C or SPI interface. The onboard EEPROM can be used to customize system start-up clocks. The device also features factory default ROM profiles as fallback options.

filter

Buscar otro/a Sincronizadores de red de reloj

Descargar Ver vídeo con transcripción Video

Documentación técnica

star

=Principal documentación para este producto seleccionada por TI

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 1

	Tipo	Título		Fecha
*	Data sheet	LMK5C33414AS1 Network Synchronizer With JED204B/JED204C and BAW VCO for Wireless Communications datasheet	PDF \| HTML	18 dic 2023

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Herramienta de diseño

CLOCK-PERFDATA-DESIGN — Clock performance data and register settings for clock generators, network synchronizers, jitter cleaners, and other clocking devices.

Configuration, raw phase noise data, noise plots, and register data for common use cases on clock generators, network synchronizers, jitter cleaners, and other clocking devices

Productos y hardware compatibles

Productos

Sincronizadores de red de reloj

LMK5B33216 — Sincronizador de red de 16 salidas, 3 DPLL y APLL, con VCO de onda acústica masiva de 2.5 GHz integr

LMK5B33414 — Sincronizador de red de 14 salidas, 3 DPLL y APLL, con VCO de onda acústica masiva de 2.5 GHz integr

LMK5C33414AS1 — Sincronizador de red de cuatro entradas, 14 salidas, tres DPLL y tres APLL compatible con VCO de BAW

LMK5C33414A — 3 DPLL, 3 APLL, sincronizador de red de 4 entradas y 14 salidas con JESD204B/C y BAW VCO

LMK5C33216A — 3 DPLL, 3 APLL, sincronizador de red de 2 entradas y 16 salidas con JESD204B/C y BAW VCO

LMK5C33216AS1 — Sincronizador de red de dos entradas, 16 salidas, tres DPLL y tres APLL compatible con VCO de BAW y

LMK5C22212A — Sincronizador de red de dos entradas, 12 salidas, tres DPLL y dos APLL con VCO de BAW

LMK5C22212AS1 — Sincronizador de red de dos entradas, 12 salidas, tres DPLL y dos APLL compatible con VCO de BAW y c

Software

Software de aplicación y estructura

TICSPRO-SW — Software Pro de relojes y sintetizadores (TICS) de Texas Instruments

Opciones de descarga

Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)

Solicitar

Encapsulado	Pines	Símbolos CAD, huellas y modelos 3D
VQFN (RGC)	64	Ultra Librarian

Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

LMK5C33414AS1

Sincronizador de red de cuatro entradas, 14 salidas, tres DPLL y tres APLL compatible con VCO de BAW

LMK5C33414AS1

Detalles del producto

Documentación técnica

Diseño y desarrollo

CLOCK-PERFDATA-DESIGN — Clock performance data and register settings for clock generators, network synchronizers, jitter cleaners, and other clocking devices.

Productos y hardware compatibles

Productos

Sincronizadores de red de reloj

Software

Software de aplicación y estructura

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

Pedidos y calidad

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Serie de videos

Videos

Opciones de descarga

CLOCK-PERFDATA-DESIGN — Clock performance data and register settings for clock generators, network synchronizers, jitter cleaners, and other clocking devices.

Sincronizadores de red de reloj

Documentación

Información de la versión

Novedades