LF298-MIL

現行

單體取樣和保持電路

產品詳細資料

Rating Military Operating temperature range (°C) 0 to 0
Rating Military Operating temperature range (°C) 0 to 0
TO-CAN (LMC) 8 80.2816 mm² 8.96 x 8.96
  • Operates from ±5-V to ±18-V Supplies
  • Less than 10-µs Acquisition Time
  • Logic Input Compatible With TTL, PMOS, CMOS
  • 0.5-mV Typical Hold Step at Ch = 0.01 µF
  • Low Input Offset
  • 0.002% Gain Accuracy
  • Low Output Noise in Hold Mode
  • Input Characteristics Do Not Change During Hold Mode
  • High Supply Rejection Ratio in Sample or Hold
  • Wide Bandwidth
  • Space Qualified, JM38510
  • Operates from ±5-V to ±18-V Supplies
  • Less than 10-µs Acquisition Time
  • Logic Input Compatible With TTL, PMOS, CMOS
  • 0.5-mV Typical Hold Step at Ch = 0.01 µF
  • Low Input Offset
  • 0.002% Gain Accuracy
  • Low Output Noise in Hold Mode
  • Input Characteristics Do Not Change During Hold Mode
  • High Supply Rejection Ratio in Sample or Hold
  • Wide Bandwidth
  • Space Qualified, JM38510

The LF298-MIL devices are monolithic sample-and-hold circuits that use BI-FET technology to obtain ultrahigh DC accuracy with fast acquisition of signal and low droop rate. Operating as a unity-gain follower, DC gain accuracy is 0.002% typical and acquisition time is as low as 6 µs to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin and does not degrade input offset drift. The wide bandwidth allows the LF298-MIL to be included inside the feedback loop of 1-MHz operational amplifiers without having stability problems. Input impedance of 1010 Ω allows high-source impedances to be used without degrading accuracy.

P-channel junction FETs are combined with bipolar devices in the output amplifier to give droop rates as low as 5 mV/min with a 1-µF hold capacitor. The JFETs have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design ensures no feedthrough from input to output in the hold mode, even for input signals equal to the supply voltages.

Logic inputs on the LF298-MIL are fully differential with low input current, allowing for direct connection to TTL, PMOS, and CMOS. Differential threshold is
1.4 V. The LF298-MIL will operate from ±5-V to ±18-V supplies.

An A version is available with tightened electrical specifications.

The LF298-MIL devices are monolithic sample-and-hold circuits that use BI-FET technology to obtain ultrahigh DC accuracy with fast acquisition of signal and low droop rate. Operating as a unity-gain follower, DC gain accuracy is 0.002% typical and acquisition time is as low as 6 µs to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin and does not degrade input offset drift. The wide bandwidth allows the LF298-MIL to be included inside the feedback loop of 1-MHz operational amplifiers without having stability problems. Input impedance of 1010 Ω allows high-source impedances to be used without degrading accuracy.

P-channel junction FETs are combined with bipolar devices in the output amplifier to give droop rates as low as 5 mV/min with a 1-µF hold capacitor. The JFETs have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design ensures no feedthrough from input to output in the hold mode, even for input signals equal to the supply voltages.

Logic inputs on the LF298-MIL are fully differential with low input current, allowing for direct connection to TTL, PMOS, and CMOS. Differential threshold is
1.4 V. The LF298-MIL will operate from ±5-V to ±18-V supplies.

An A version is available with tightened electrical specifications.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet LF298-MIL Monolithic Sample-and-Hold Circuits datasheet PDF | HTML 2017年 6月 21日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TO-CAN (LMC) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片