Eine neuere Version dieses Produkts ist verfügbar

Selbe Funktionalität wie der verglichene Baustein bei abweichender Anschlussbelegung
MCT8315Z AKTIV 3-phasiger BLDC-Motortreiber, max. 40 V, 4 A Spitze, Trapezregelung mit Sensor Integrated FET version for <40 W

Produktdetails

Rating Catalog Architecture Gate driver Control interface 1xPWM Gate drive (A) 0.15 Vs (min) (V) 6 Vs ABS (max) (V) 40 Features Hall Element Comparators, Hardware Management I/F, Integrated Motor Control, Smart Gate Drive, Tach/FG Feedback Operating temperature range (°C) -40 to 125
Rating Catalog Architecture Gate driver Control interface 1xPWM Gate drive (A) 0.15 Vs (min) (V) 6 Vs ABS (max) (V) 40 Features Hall Element Comparators, Hardware Management I/F, Integrated Motor Control, Smart Gate Drive, Tach/FG Feedback Operating temperature range (°C) -40 to 125
VQFN (RSM) 32 16 mm² 4 x 4
  • 6-V to 38-V, Triple Half-Bridge Gate Driver With Integrated 3x Hall Comparators
    • 40-V Absolute Maximum Rating
    • Fully Optimized for 12-V and 24-V DC Rails
    • Drives High-Side and Low-Side N-Channel MOSFETs
    • Supports 100% PWM Duty Cycle
  • Smart Gate Drive Architecture
    • Adjustable Slew-Rate Control for Better EMI and EMC Performance
    • VGS Hand-Shake and Minimum Dead-Time Insertion to Avoid Shoot-Through
    • 15-mA to 150-mA Peak Source Current
    • 30-mA to 300-mA Peak Sink Current
  • Integrated Commutation from Hall Sensors
    • 120° Trapezoidal Current Control
    • Supports Low-Cost Hall Elements
    • Tacho Output Signal (FGOUT) for Closed Loop Speed Control
  • Integrated Gate Driver Power Supplies
    • High-Side Charge Pump
    • Low-Side Linear Regulator
  • Cycle-by-Cycle Current Limit
  • Supports 1.8-V, 3.3-V, and 5-V Logic Inputs
  • Low-Power Sleep Mode
  • Linear Voltage Regulator, 3.3 V, 30 mA
  • Compact VQFN Package and Footprint
  • Integrated Protection Features
    • VM Undervoltage Lockout (UVLO)
    • Charge Pump Undervoltage (CPUV)
    • MOSFET Overcurrent Protection (OCP)
    • Gate Driver Fault (GDF)
    • Thermal Shutdown (OTSD)
    • Fault Condition Indicator (nFAULT)
  • 6-V to 38-V, Triple Half-Bridge Gate Driver With Integrated 3x Hall Comparators
    • 40-V Absolute Maximum Rating
    • Fully Optimized for 12-V and 24-V DC Rails
    • Drives High-Side and Low-Side N-Channel MOSFETs
    • Supports 100% PWM Duty Cycle
  • Smart Gate Drive Architecture
    • Adjustable Slew-Rate Control for Better EMI and EMC Performance
    • VGS Hand-Shake and Minimum Dead-Time Insertion to Avoid Shoot-Through
    • 15-mA to 150-mA Peak Source Current
    • 30-mA to 300-mA Peak Sink Current
  • Integrated Commutation from Hall Sensors
    • 120° Trapezoidal Current Control
    • Supports Low-Cost Hall Elements
    • Tacho Output Signal (FGOUT) for Closed Loop Speed Control
  • Integrated Gate Driver Power Supplies
    • High-Side Charge Pump
    • Low-Side Linear Regulator
  • Cycle-by-Cycle Current Limit
  • Supports 1.8-V, 3.3-V, and 5-V Logic Inputs
  • Low-Power Sleep Mode
  • Linear Voltage Regulator, 3.3 V, 30 mA
  • Compact VQFN Package and Footprint
  • Integrated Protection Features
    • VM Undervoltage Lockout (UVLO)
    • Charge Pump Undervoltage (CPUV)
    • MOSFET Overcurrent Protection (OCP)
    • Gate Driver Fault (GDF)
    • Thermal Shutdown (OTSD)
    • Fault Condition Indicator (nFAULT)

The DRV8306 device is an integrated gate driver for 3-phase brushless DC (BLDC) motor applications. The device provides three half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. The DRV8306 device generates the proper gate drive voltages using an integrated charge pump for the high-side MOSFETs and a linear regulator for the low-side MOSFETs. The smart gate drive architecture supports up to 150-mA source and 300-mA sink peak gate drive current and 15-mA rms gate drive current capability.

The device provides an internal 120° commutation for the trapezoidal BLDC motor. The DRV8306 device has three Hall comparators which use the input from the Hall elements for internal commutation. The duty cycle ratio of the phase voltage of the motor can be adjusted through the PWM pin. Additional brake (nBRAKE) and direction (DIR) pins are provided for braking and setting the direction of the BLDC motor. A 3.3-V, 30-mA low-dropout (LDO) regulator is provided to supply the external controller and Hall elements. An additional FGOUT signal is provided which is a measure of the commutation frequency. This signal can be used for implementing the closed-loop control of BLDC motor.

A low-power sleep mode is provided to achieve low quiescent current draw by shutting down most of the internal circuitry. Internal protection functions are provided for undervoltage lockout, charge pump fault, MOSFET overcurrent, MOSFET short circuit, gate driver fault, and overtemperature. Fault conditions are indicated on the nFAULT pin.

The DRV8306 device is an integrated gate driver for 3-phase brushless DC (BLDC) motor applications. The device provides three half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. The DRV8306 device generates the proper gate drive voltages using an integrated charge pump for the high-side MOSFETs and a linear regulator for the low-side MOSFETs. The smart gate drive architecture supports up to 150-mA source and 300-mA sink peak gate drive current and 15-mA rms gate drive current capability.

The device provides an internal 120° commutation for the trapezoidal BLDC motor. The DRV8306 device has three Hall comparators which use the input from the Hall elements for internal commutation. The duty cycle ratio of the phase voltage of the motor can be adjusted through the PWM pin. Additional brake (nBRAKE) and direction (DIR) pins are provided for braking and setting the direction of the BLDC motor. A 3.3-V, 30-mA low-dropout (LDO) regulator is provided to supply the external controller and Hall elements. An additional FGOUT signal is provided which is a measure of the commutation frequency. This signal can be used for implementing the closed-loop control of BLDC motor.

A low-power sleep mode is provided to achieve low quiescent current draw by shutting down most of the internal circuitry. Internal protection functions are provided for undervoltage lockout, charge pump fault, MOSFET overcurrent, MOSFET short circuit, gate driver fault, and overtemperature. Fault conditions are indicated on the nFAULT pin.

Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

Ähnliche Funktionalität wie verglichener Baustein
MCT8316Z AKTIV 3-phasiger BLDC-Motortreiber, max. 40 V, 8 A Spitze, Trapezregelung mit Sensor Next generation device featuring integrated FETs and integrated buck for lower power applications
MCT8329A AKTIV 60-V-Drei-Phasen-BLDC-Gate-Treiber für die sensorlose Trapezsteuerung Next generation device for sensorless trapezoidal commutation

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 7
Typ Titel Datum
* Data sheet DRV8306 38-V Brushless DC Motor Controller datasheet (Rev. A) PDF | HTML 09 Jul 2018
Application note Best Practices for Board Layout of Motor Drivers (Rev. B) PDF | HTML 14 Okt 2021
Application note System Design Considerations for High-Power Motor Driver Applications PDF | HTML 22 Jun 2021
Application brief Brushless-DC Made Simple – Sensored Motor Control (Rev. B) PDF | HTML 13 Apr 2021
Application brief Low Voltage Motor Drive Operation With Smart Gate Drive 20 Dez 2018
Application note Cut-Off Switch in High-Current Motor-Drive Applications (Rev. A) 20 Aug 2018
EVM User's guide DRV8306EVM User’s Guide 03 Apr 2018

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

DRV8306EVM — DRV8306-Evaluierungsmodul für dreiphasigen Smart-Gate-Treiber

The DRV8306 evaluation module (EVM) is an application board designed to allow easy evaluation of the DRV8306 device. The DRV8306 device is a gate driver IC for three-phase motor drive applications. The DRV8306 device provides three high-accuracy trimmed and temperature-compensated half bridge (...)
Benutzerhandbuch: PDF
Gerberdatei

DRV8306EVM Design Files

SLVC718.ZIP (5641 KB)
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
VQFN (RSM) 32 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos