SN74AVC4T245-Q1

AKTIV

Bus-Transceiver für die Automobilindustrie, 4 Bit, Doppelversorgung, mit konfigurierbarer Spannungsu

Eine neuere Version dieses Produkts ist verfügbar

Dieses Produkt ist weiterhin für Bestandskunden erhältlich. Neue Designs sollten ein alternatives Produkt erwägen.
Drop-In-Ersatz mit gegenüber dem verglichenen Baustein verbesserter Funktionalität
SN74AXC4T245-Q1 AKTIV Bustransceiver für die Automobilindustrie, 4 Bit, 2 Spannungsversorgungen, mit konfigurierbarer Span A newer version available with wider operating voltage range

SN74AVC4T245-Q1

AKTIV

Produktdetails

Technology family AVC Applications JTAG, SPI, UART Bits (#) 4 High input voltage (min) (V) 0.78 High input voltage (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Data rate (max) (Mbps) 380 IOH (max) (mA) -12 IOL (max) (mA) 12 Supply current (max) (µA) 16 Features Output enable, Overvoltage tolerant inputs, Partial power down (Ioff) Input type Standard CMOS Output type 3-State, Balanced CMOS, Push-Pull Rating Automotive Operating temperature range (°C) -40 to 125
Technology family AVC Applications JTAG, SPI, UART Bits (#) 4 High input voltage (min) (V) 0.78 High input voltage (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Data rate (max) (Mbps) 380 IOH (max) (mA) -12 IOL (max) (mA) 12 Supply current (max) (µA) 16 Features Output enable, Overvoltage tolerant inputs, Partial power down (Ioff) Input type Standard CMOS Output type 3-State, Balanced CMOS, Push-Pull Rating Automotive Operating temperature range (°C) -40 to 125
SOT-23-THN (DYY) 16 8.4 mm² 4.2 x 2 TSSOP (PW) 16 32 mm² 5 x 6.4 VQFN (RGY) 16 14 mm² 4 x 3.5 WQFN (BQB) 16 8.75 mm² 3.5 x 2.5
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 1: –40°C to 125°C ambient operating temperature range
    • Device HBM ESD classification level H3B (JESD 22 A114-A)
    • Device CDM ESD classification level C5 (JESD 22 C101)
  • Function safety capable
  • Control input VIH and VIL levels are referenced to VCCA voltage
  • Fully configurable dual-rail design allows each port to operate over the full 1.2V to 3.6V power-supply range
  • I/Os are 4.6V tolerant
  • Ioff supports partial power-down-mode operation
  • Maximum data rates:
    • 380Mbps (1.8V to 3.3V translation)
    • 200Mbps (<1.8V to 3.3V translation)
    • 200Mbps (translate to 2.5V or 1.8V)
    • 150Mbps (translate to 1.5V)
    • 100Mbps (translate to 1.2V)
  • Latch-up performance exceeds 100mA per JESD 78, Class II
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 1: –40°C to 125°C ambient operating temperature range
    • Device HBM ESD classification level H3B (JESD 22 A114-A)
    • Device CDM ESD classification level C5 (JESD 22 C101)
  • Function safety capable
  • Control input VIH and VIL levels are referenced to VCCA voltage
  • Fully configurable dual-rail design allows each port to operate over the full 1.2V to 3.6V power-supply range
  • I/Os are 4.6V tolerant
  • Ioff supports partial power-down-mode operation
  • Maximum data rates:
    • 380Mbps (1.8V to 3.3V translation)
    • 200Mbps (<1.8V to 3.3V translation)
    • 200Mbps (translate to 2.5V or 1.8V)
    • 150Mbps (translate to 1.5V)
    • 100Mbps (translate to 1.2V)
  • Latch-up performance exceeds 100mA per JESD 78, Class II

This 4-bit non-inverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2V to 3.6V. The SN74AVC4T245-Q1 is optimized to operate with VCCA/VCCB set at 1.4V to 3.6V. It is operational with VCCA/VCCB as low as 1.2V. This allows for universal low-voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVC4T245-Q1 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable ( OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

The SN74AVC4T245-Q1 is designed so that the control pins (1DIR, 2DIR, 1 OE, and 2 OE) are supplied by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The design of the VCC isolation feature places both ports in the high-impedance state if either VCC input is at GND.

To place the device in the high-impedance state during power up or power down, tie OE to VCC through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

This 4-bit non-inverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2V to 3.6V. The SN74AVC4T245-Q1 is optimized to operate with VCCA/VCCB set at 1.4V to 3.6V. It is operational with VCCA/VCCB as low as 1.2V. This allows for universal low-voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVC4T245-Q1 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable ( OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

The SN74AVC4T245-Q1 is designed so that the control pins (1DIR, 2DIR, 1 OE, and 2 OE) are supplied by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The design of the VCC isolation feature places both ports in the high-impedance state if either VCC input is at GND.

To place the device in the high-impedance state during power up or power down, tie OE to VCC through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 20
Typ Titel Datum
* Data sheet SN74AVC4T245-Q1 Automotive 4-Bit Dual-Supply Bus Transceiver with Configurable Voltage Translation and 3-State Outputs datasheet (Rev. C) PDF | HTML 29 Feb 2024
Application note Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators PDF | HTML 12 Jul 2024
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 03 Jul 2024
Functional safety information SN74AVC4T245-Q1 Functional Safety FIT Rate, FMD and Pin FMA PDF | HTML 18 Apr 2024
EVM User's guide AXC Small-Package Evaluation Module User's Guide (Rev. A) PDF | HTML 12 Jul 2021
Selection guide Voltage Translation Buying Guide (Rev. A) 15 Apr 2021
Functional safety information SN74AVC4T245-Q1 Functional Safety FIT Rate and Failure Mode Distribution 30 Dez 2019
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 Dez 2015
Application note Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) 30 Apr 2015
More literature Automotive Logic Devices Brochure 27 Aug 2014
User guide LOGIC Pocket Data Book (Rev. B) 16 Jan 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004
Application note Selecting the Right Level Translation Solution (Rev. A) 22 Jun 2004
More literature LCD Module Interface Application Clip 09 Mai 2003
User guide AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000 (Rev. C) 20 Aug 2002
More literature Standard Linear & Logic for PCs, Servers & Motherboards 13 Jun 2002
Application note 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) 22 Mai 2002
Application note Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B) 07 Jul 1999
Application note AVC Logic Family Technology and Applications (Rev. A) 26 Aug 1998

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

14-24-LOGIC-EVM — Generisches Logikprodukt-Evaluierungsmodul für 14-polige bis 24-polige D-, DB-, DGV-, DW-, DYY-, NS-

Das 14-24-LOGIC-EVM-Evaluierungsmodul (EVM) ist für die Unterstützung aller Logikgeräte konzipiert, die sich in einem 14-Pin- bis 24-Pin-D-, DW-, DB-, NS-, PW-, DYY- oder DGV-Gehäuse befinden.

Benutzerhandbuch: PDF | HTML
Evaluierungsplatine

14-24-NL-LOGIC-EVM — Generisches Logikprodukt-Evaluierungsmodul für 14- bis 24-polige bleifreie Gehäuse

14-24-NL-LOGIC-EVM ist ein flexibles Evaluierungsmodul (EVM), das alle Logik- oder Übersetzungsbausteine mit einem 14- bis 24-poligen BQA-, BQB-, RGY-, RSV-, RJW- oder RHL-Gehäuse unterstützt.

Benutzerhandbuch: PDF | HTML
Evaluierungsplatine

AVCLVCDIRCNTRL-EVM — Generisches EVM für richtungsgesteuerte bidirektionale Umsetzungsgeräte mit Unterstützung für AVC un

The generic EVM is designed to support one, two, four and eight channel LVC and AVC direction-controlled translation devices. It also supports the bus hold and automotive -Q1 devices in the same number of channels. The AVC are low voltage translation devices with lower drive strength of 12mA. LVC (...)

Benutzerhandbuch: PDF
Simulationsmodell

SN74AVC4T245 IBIS Model (Rev. B)

SCEM503B.ZIP (68 KB) - IBIS Model
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
SOT-23-THN (DYY) 16 Ultra Librarian
TSSOP (PW) 16 Ultra Librarian
VQFN (RGY) 16 Ultra Librarian
WQFN (BQB) 16 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos