SN74GTL2014

Name: SN74GTL2014
Brand: TI
SKU: SN74GTL2014
Price: 0.289 USD

AKTIV

LVTTL-zu-GTL-Übertrager mit 4 Bit

Jetzt bestellen

Datenblatt

document-pdfAcrobat SN74GTL2014 4-Channel LVTTL to GTL Transceiver datasheet (Rev. A) (Englisch) PDF | HTML

SN74GTL2014

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Technology family

GTL

Applications

GTL, SDIO

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Technology family

GTL

Applications

GTL, SDIO

Rating

Catalog

Operating temperature range (°C)

-40 to 85

TSSOP (PW)

32 mm² 5 x 6.4

Operates as a GTL–/GTL/GTL+ to LVTTL or LVTTL to GTL–/GTL/GTL+ Translator
The LVTTL Inputs are Tolerant up to 5.5 V Allowing Direct Access to TTL or 5 V CMOS
The GTL Input/Output Operate up to 3.6 V, Allowing the Device to be Used in High Voltage Open-Drain Applications
VREF Goes Down to 0.5 V for Low Voltage CPU Usage
Partial Power-Down Permitted
Latch-up Protection Exceed 500 mA per JESD78
Package Option: TSSOP14
–40°C to 85°C Operating Temperature Range
ESD Protection on All Terminals
- 2000 V HBM, JESD22-A114
- 1000 V CDM, IEC61000-4-2

Operates as a GTL–/GTL/GTL+ to LVTTL or LVTTL to GTL–/GTL/GTL+ Translator
The LVTTL Inputs are Tolerant up to 5.5 V Allowing Direct Access to TTL or 5 V CMOS
The GTL Input/Output Operate up to 3.6 V, Allowing the Device to be Used in High Voltage Open-Drain Applications
VREF Goes Down to 0.5 V for Low Voltage CPU Usage
Partial Power-Down Permitted
Latch-up Protection Exceed 500 mA per JESD78
Package Option: TSSOP14
–40°C to 85°C Operating Temperature Range
ESD Protection on All Terminals
- 2000 V HBM, JESD22-A114
- 1000 V CDM, IEC61000-4-2

The SN74GTL2014 is a 4-channel translator to interface between 3.3-V LVTTL chip set I/O and Xeon processor GTL–/GTL/GTL+ I/O.

The SN74GTL2014 integrates ESD protection cells on all terminals and is available in a TSSOP package (5.0 mm × 4.4 mm). The device is characterized over the free air temperature range of –40°C to 85°C.

The SN74GTL2014 is a 4-channel translator to interface between 3.3-V LVTTL chip set I/O and Xeon processor GTL–/GTL/GTL+ I/O.

filter

Andere Anwendungsspezifische Spannungsumsetzer suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star

=Von TI ausgewählte Top-Empfehlungen für dieses Produkt

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 23

	Typ	Titel		Datum
*	Data sheet	SN74GTL2014 4-Channel LVTTL to GTL Transceiver datasheet (Rev. A)	PDF \| HTML	16 Okt 2014
	Application note	Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators	PDF \| HTML	12 Jul 2024
	Application note	Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A)	PDF \| HTML	03 Jul 2024
	Application note	Implications of Slow or Floating CMOS Inputs (Rev. E)		26 Jul 2021
	Selection guide	Voltage Translation Buying Guide (Rev. A)		15 Apr 2021
	Selection guide	Logic Guide (Rev. AB)		12 Jun 2017
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)		02 Dez 2015
	Application note	Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B)		30 Apr 2015
	User guide	LOGIC Pocket Data Book (Rev. B)		16 Jan 2007
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection		08 Jul 2004
	Application note	Selecting the Right Level Translation Solution (Rev. A)		22 Jun 2004
	Application note	TI IBIS File Creation, Validation, and Distribution Processes		29 Aug 2002
	Application note	Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices		10 Mai 2002
	Application note	Logic in Live-Insertion Applications With a Focus on GTLP		14 Jan 2002
	User guide	GTLP/GTL Logic High-Performance Backplane Drivers Data Book (Rev. A)		15 Sep 2001
	Application note	Achieving Maximum Speed on Parallel Buses With Gunning Transceiver Logic (GTLP)		05 Apr 2001
	Application note	Basic Design Considerations for Backplanes (Rev. B)		05 Apr 2001
	Selection guide	Advanced Bus Interface Logic Selection Guide		09 Jan 2001
	Application note	Fast GTLP Backplanes With the GTLPH1655 (Rev. A)		19 Sep 2000
	Application note	GTLP in BTL Applications		31 Jul 2000
	Application note	High-Performance Backplane Design With GTL+ (Rev. A)		25 Okt 1999
	Application note	GTL/BTL: A Low-Swing Solution for High-Speed Digital Logic (Rev. A)		01 Mär 1997
	Application note	Understanding Advanced Bus-Interface Products Design Guide		01 Mai 1996

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

14-24-LOGIC-EVM — Generisches Logikprodukt-Evaluierungsmodul für 14-polige bis 24-polige D-, DB-, DGV-, DW-, DYY-, NS-

Das 14-24-LOGIC-EVM-Evaluierungsmodul (EVM) ist für die Unterstützung aller Logikgeräte konzipiert, die sich in einem 14-Pin- bis 24-Pin-D-, DW-, DB-, NS-, PW-, DYY- oder DGV-Gehäuse befinden.

Benutzerhandbuch: PDF | HTML