Startseite Mikrocontroller (MCUs) & Prozessoren ARM-basierte Prozessoren
Startseite
Mikrocontroller (MCUs) & Prozessoren
ARM-basierte Prozessoren

TDA4AL-Q1

AKTIV

System-on-a-Chip in der Automobilindustrie für Frontkamera und ADAS-Domänensteuerung unter Verwendun

Jetzt bestellen
Datenblatt
Benutzerhandbücher
Fehlerverzeichnis

TDA4AL-Q1

AKTIV
Datenblatt Jetzt bestellen

Produktdetails

Arm CPU 2 Arm Cortex-A72 Arm (max) (MHz) 2000 Coprocessors 2 Arm Cortex-R5F, MCU Island of 2 Arm Cortex-R5F (lockstep opt) CPU 64-bit Display type 1 DSI, MIPI DPI Ethernet MAC 2-Port 10/100/1000 Hardware accelerators 1 deep learning accelerator, 1 depth and motion accelerator, 1 video encode accelerator, 1 vision pre-processing accelerator Features Vision Analytics Operating system Linux, QNX, RTOS Security Cryptography, Debug security, Device identity, Isolation firewalls, Secure boot, Secure storage & programming, Software IP protection, Trusted execution environment Rating Automotive Power supply solution LP8764-Q1, TPS6594-Q1 Operating temperature range (°C) -40 to 125
Arm CPU 2 Arm Cortex-A72 Arm (max) (MHz) 2000 Coprocessors 2 Arm Cortex-R5F, MCU Island of 2 Arm Cortex-R5F (lockstep opt) CPU 64-bit Display type 1 DSI, MIPI DPI Ethernet MAC 2-Port 10/100/1000 Hardware accelerators 1 deep learning accelerator, 1 depth and motion accelerator, 1 video encode accelerator, 1 vision pre-processing accelerator Features Vision Analytics Operating system Linux, QNX, RTOS Security Cryptography, Debug security, Device identity, Isolation firewalls, Secure boot, Secure storage & programming, Software IP protection, Trusted execution environment Rating Automotive Power supply solution LP8764-Q1, TPS6594-Q1 Operating temperature range (°C) -40 to 125
FCBGA (ALZ) 770 529 mm² 23 x 23

Processor cores:

  • Two C7x floating point, vector DSP, up to 1.0 GHz, 160 GFLOPS, 512 GOPS
  • Deep-learning matrix multiply accelerator (MMA), up to 8 TOPS (8b) at 1.0 GHz
  • Vision Processing Accelerators (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators
  • Depth and Motion Processing Accelerators (DMPAC)
  • Dual 64-bit Arm Cortex-A72 microprocessor subsystem at up to 2 GHz
    • 1MB shared L2 cache per dual-core Cortex-A72 cluster
    • 32KB L1 DCache and 48KB L1 ICache per Cortex-A72 core
  • Up to Six Arm Cortex-R5F MCUs at up to 1.0 GHz
    • 16K I-Cache, 16K D-Cache, 64K L2 TCM
    • Two Arm Cortex-R5F MCUs in isolated MCU subsystem
    • Four (TDA4VE) or Two (TDA4AL/TDA4VL)Arm Cortex-R5F MCUs in general compute partition
  • GPU IMG BXS-4-64, 256kB Cache, up to 800 MHz, 50 GFLOPS, 4 GTexels/s (TDA4VE and TDA4VL)
  • Custom-designed interconnect fabric supporting near max processing entitlement

Memory subsystem:

  • Up to 4MB of on-chip L3 RAM with ECC and coherency
    • ECC error protection
    • Shared coherent cache
    • Supports internal DMA engine
  • Up to Two External Memory Interface (EMIF) modules with ECC
    • Supports LPDDR4 memory types
    • Supports speeds up to 4266 MT/s
    • Two (TDA4VE) or One (TDA4AL/TDA4VL) 32-bit data bus with inline ECC up to 17 GB/s per EMIF
  • General-Purpose Memory Controller (GPMC)
  • One (TDA4AL/TDA4VL) or Two (TDA4VE) 512KB on-chip SRAM in MAIN domain, protected by ECC

Functional Safety:

  • Functional Safety-Compliant targeted (on select part numbers)
  • Developed for functional safety applications
  • Documentation available to aid ISO 26262 functional safety system design up to ASIL-D/SIL-3 targeted
  • Systematic capability up to ASIL-D/SIL-3 targeted
  • Hardware integrity up to ASIL-D/SIL-3 targeted for MCU Domain
  • Hardware integrity up to ASIL-B/SIL-2 targeted for Main Domain
  • Hardware integrity up to ASIL-D/SIL-3 targeted for Extended MCU (EMCU) portion of the Main Domain
  • Safety-related certification
    • ISO 26262 planned

Device security (on select part numbers):

  • Secure boot with secure runtime support
  • Customer programmable root key, up to RSA-4K or ECC-512
  • Embedded hardware security module
  • Crypto hardware accelerators – PKA with ECC, AES, SHA, RNG, DES and 3DES

High speed serial interfaces:

  • One PCI-Express (PCIe) Gen3 controllers
    • Up to four lanes per controller
    • Gen1 (2.5GT/s), Gen2 (5.0GT/s), and Gen3 (8.0GT/s) operation with auto-negotiation
  • One USB 3.0 dual-role device (DRD) subsystem
    • Enhanced SuperSpeed Gen1 Port
    • Supports Type-C switching
    • Independently configurable as USB host, USB peripheral, or USB DRD
  • Two CSI2.0 4L RX plus Two CSI2.04L TX

Automotive interfaces:

  • Twenty Modular Controller Area Network (MCAN) modules with full CAN-FD support

Display subsystem:

  • One (TDA4AL/TDA4VL) or Two (TDA4VE) DSI 4L TX (up to 2.5K)
  • One eDP 4L (TDA4VE/TDA4VL)
  • One DPI

Audio interfaces:

  • Five Multichannel Audio Serial Port (MCASP) modules

Video acceleration:

  • TDA4VE: H.264/H.265 Encode/Decode (up to 480 MP/s)
  • TDA4AL: H.264/H.265 Encode only (up to 480 MP/s)
  • TDA4VL: H.264/H.265 Encode/Decode (up to 240 MP/s)

Ethernet:

  • Two RMII/RGMII interfaces

Flash memory interfaces:

  • Embedded MultiMediaCard Interface ( eMMC™ 5.1)
  • One Secure Digital 3.0/Secure Digital Input Output 3.0 interfaces (SD3.0/SDIO3.0)
  • Two simultaneous flash interfaces configured as
    • One OSPI or HyperBus™ or QSPI, and
    • One QSPI

System-on-Chip (SoC) architecture:

  • 16-nm FinFET technology
  • 23 mm x 23 mm, 0.8-mm pitch, 770-pin FCBGA (ALZ)

Companion Power Management ICs (PMIC):

  • Functional Safety-Compliant support up to ASIL-D / SIL-3 targeted
  • Flexible mapping to support different use cases

Processor cores:

  • Two C7x floating point, vector DSP, up to 1.0 GHz, 160 GFLOPS, 512 GOPS
  • Deep-learning matrix multiply accelerator (MMA), up to 8 TOPS (8b) at 1.0 GHz
  • Vision Processing Accelerators (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators
  • Depth and Motion Processing Accelerators (DMPAC)
  • Dual 64-bit Arm Cortex-A72 microprocessor subsystem at up to 2 GHz
    • 1MB shared L2 cache per dual-core Cortex-A72 cluster
    • 32KB L1 DCache and 48KB L1 ICache per Cortex-A72 core
  • Up to Six Arm Cortex-R5F MCUs at up to 1.0 GHz
    • 16K I-Cache, 16K D-Cache, 64K L2 TCM
    • Two Arm Cortex-R5F MCUs in isolated MCU subsystem
    • Four (TDA4VE) or Two (TDA4AL/TDA4VL)Arm Cortex-R5F MCUs in general compute partition
  • GPU IMG BXS-4-64, 256kB Cache, up to 800 MHz, 50 GFLOPS, 4 GTexels/s (TDA4VE and TDA4VL)
  • Custom-designed interconnect fabric supporting near max processing entitlement

Memory subsystem:

  • Up to 4MB of on-chip L3 RAM with ECC and coherency
    • ECC error protection
    • Shared coherent cache
    • Supports internal DMA engine
  • Up to Two External Memory Interface (EMIF) modules with ECC
    • Supports LPDDR4 memory types
    • Supports speeds up to 4266 MT/s
    • Two (TDA4VE) or One (TDA4AL/TDA4VL) 32-bit data bus with inline ECC up to 17 GB/s per EMIF
  • General-Purpose Memory Controller (GPMC)
  • One (TDA4AL/TDA4VL) or Two (TDA4VE) 512KB on-chip SRAM in MAIN domain, protected by ECC

Functional Safety:

  • Functional Safety-Compliant targeted (on select part numbers)
  • Developed for functional safety applications
  • Documentation available to aid ISO 26262 functional safety system design up to ASIL-D/SIL-3 targeted
  • Systematic capability up to ASIL-D/SIL-3 targeted
  • Hardware integrity up to ASIL-D/SIL-3 targeted for MCU Domain
  • Hardware integrity up to ASIL-B/SIL-2 targeted for Main Domain
  • Hardware integrity up to ASIL-D/SIL-3 targeted for Extended MCU (EMCU) portion of the Main Domain
  • Safety-related certification
    • ISO 26262 planned

Device security (on select part numbers):

  • Secure boot with secure runtime support
  • Customer programmable root key, up to RSA-4K or ECC-512
  • Embedded hardware security module
  • Crypto hardware accelerators – PKA with ECC, AES, SHA, RNG, DES and 3DES

High speed serial interfaces:

  • One PCI-Express (PCIe) Gen3 controllers
    • Up to four lanes per controller
    • Gen1 (2.5GT/s), Gen2 (5.0GT/s), and Gen3 (8.0GT/s) operation with auto-negotiation
  • One USB 3.0 dual-role device (DRD) subsystem
    • Enhanced SuperSpeed Gen1 Port
    • Supports Type-C switching
    • Independently configurable as USB host, USB peripheral, or USB DRD
  • Two CSI2.0 4L RX plus Two CSI2.04L TX

Automotive interfaces:

  • Twenty Modular Controller Area Network (MCAN) modules with full CAN-FD support

Display subsystem:

  • One (TDA4AL/TDA4VL) or Two (TDA4VE) DSI 4L TX (up to 2.5K)
  • One eDP 4L (TDA4VE/TDA4VL)
  • One DPI

Audio interfaces:

  • Five Multichannel Audio Serial Port (MCASP) modules

Video acceleration:

  • TDA4VE: H.264/H.265 Encode/Decode (up to 480 MP/s)
  • TDA4AL: H.264/H.265 Encode only (up to 480 MP/s)
  • TDA4VL: H.264/H.265 Encode/Decode (up to 240 MP/s)

Ethernet:

  • Two RMII/RGMII interfaces

Flash memory interfaces:

  • Embedded MultiMediaCard Interface ( eMMC™ 5.1)
  • One Secure Digital 3.0/Secure Digital Input Output 3.0 interfaces (SD3.0/SDIO3.0)
  • Two simultaneous flash interfaces configured as
    • One OSPI or HyperBus™ or QSPI, and
    • One QSPI

System-on-Chip (SoC) architecture:

  • 16-nm FinFET technology
  • 23 mm x 23 mm, 0.8-mm pitch, 770-pin FCBGA (ALZ)

Companion Power Management ICs (PMIC):

  • Functional Safety-Compliant support up to ASIL-D / SIL-3 targeted
  • Flexible mapping to support different use cases

The TDA4VE TDA4AL TDA4VL processor family is based on the evolutionary Jacinto™ 7 architecture, targeted at Smart Vision Camera applications and built on extensive market knowledge accumulated over a decade of TI’s leadership in the Vision processor market. The TDA4AL provides high performance compute for both traditional and deep learning algorithms at industry leading power/performance ratios with a high level of system integration to enable scalability and lower costs for advanced vision camera applications. Key cores include next generation DSP with scalar and vector cores, dedicated deep learning and traditional algorithm accelerators, latest Arm and GPU processors for general compute, an integrated next generation imaging subsystem (ISP), video codec, and isolated MCU island. All protected by automotive grade safety and security hardware accelerators.

Key Performance Cores Overview: The “C7x” next generation DSP combines TI’s industry leading DSP and EVE cores into a single higher performance core and adds floating-point vector calculation capabilities, enabling backward compatibility for legacy code while simplifying software programming. The new “MMA” deep learning accelerator enables performance up to 8 TOPS within the lowest power envelope in the industry when operating at the typical automotive worst case junction temperature of 125°C. The dedicated Vision hardware accelerators provide vision pre-processing with no impact on system performance.

General Compute Cores and Integration Overview: Separate dual core cluster configuration of Arm® Cortex®-A72 facilitates multi-OS applications with minimal need for a software hypervisor. Up to four Arm® Cortex®-R5F subsystems enable low-level, timing critical processing tasks to leave the Arm® Cortex®-A72 core’s unencumbered for applications. Building on the existing world-class ISP, TI’s 7th generation ISP includes flexibility to process a broader sensor suite, support for higher bit depth, and features targeting analytics applications. Integrated diagnostics and safety features support operations up to ASIL-D levels while the integrated security features protect data against modern day attacks. CSI2.0 ports enable multi sensor inputs. To further the integration, the TDA4VE TDA4AL TDA4VL family also includes an MCU island eliminating the need for an external system microcontroller.

The TDA4VE TDA4AL TDA4VL processor family is based on the evolutionary Jacinto™ 7 architecture, targeted at Smart Vision Camera applications and built on extensive market knowledge accumulated over a decade of TI’s leadership in the Vision processor market. The TDA4AL provides high performance compute for both traditional and deep learning algorithms at industry leading power/performance ratios with a high level of system integration to enable scalability and lower costs for advanced vision camera applications. Key cores include next generation DSP with scalar and vector cores, dedicated deep learning and traditional algorithm accelerators, latest Arm and GPU processors for general compute, an integrated next generation imaging subsystem (ISP), video codec, and isolated MCU island. All protected by automotive grade safety and security hardware accelerators.

Key Performance Cores Overview: The “C7x” next generation DSP combines TI’s industry leading DSP and EVE cores into a single higher performance core and adds floating-point vector calculation capabilities, enabling backward compatibility for legacy code while simplifying software programming. The new “MMA” deep learning accelerator enables performance up to 8 TOPS within the lowest power envelope in the industry when operating at the typical automotive worst case junction temperature of 125°C. The dedicated Vision hardware accelerators provide vision pre-processing with no impact on system performance.

General Compute Cores and Integration Overview: Separate dual core cluster configuration of Arm® Cortex®-A72 facilitates multi-OS applications with minimal need for a software hypervisor. Up to four Arm® Cortex®-R5F subsystems enable low-level, timing critical processing tasks to leave the Arm® Cortex®-A72 core’s unencumbered for applications. Building on the existing world-class ISP, TI’s 7th generation ISP includes flexibility to process a broader sensor suite, support for higher bit depth, and features targeting analytics applications. Integrated diagnostics and safety features support operations up to ASIL-D levels while the integrated security features protect data against modern day attacks. CSI2.0 ports enable multi sensor inputs. To further the integration, the TDA4VE TDA4AL TDA4VL family also includes an MCU island eliminating the need for an external system microcontroller.
filter Andere ARM-basierte Prozessoren suchen
Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

open-in-new Alternativen vergleichen
Drop-In-Ersatz mit gegenüber dem verglichenen Baustein verbesserter Funktionalität
TDA4VE-Q1 AKTIV System-on-a-Chip in der Automobilindustrie für automatisches Einparken und Fahrerassistenz mit KI, B Includes GPU, dual LPDDR4 interfaces, video encode and decode
TDA4VL-Q1 AKTIV System-on-a-Chip für die Automobilindustrie mit KI, Grafiken für die Rundumsicht und Parkassistenz-A Includes GPU, reduced performance, smaller memory, single LPDDR4 interface, fewer MCU cores
TDA4VM-Q1 AKTIV System-on-a-Chip für L2-, L3- und Nahfeldanalysesysteme mit Deep Learning Includes GPU, larger memory, integrated PCIe switch, eight-port Ethernet switch, video encode and decode accel
Ähnliche Funktionalität wie verglichener Baustein
NEU TDA4AP-Q1 AKTIV Automobil-Analytik-SoC für L2, L3-Domänen-Controller mit Arm® Cortex®-A72, AI und Video-Encoder Quad Cortex-A72, 24 TOPS AI performance, three LPDDR4 interfaces, integrated Ethernet switching

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 28
Typ Titel Datum
* Data sheet TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0 datasheet (Rev. A) PDF | HTML 18 Aug 2023
* Errata J721S2, TDA4VE, TDA4AL, TDA4VL, AM68A Processor Silicon Errata (Rev. C) PDF | HTML 24 Jul 2024
* User guide J721S2, TDA4AL, TDA4VL, TDA4VE, AM68A Technical Reference Manual (Rev. E) PDF | HTML 02 Okt 2024
Application note Jacinto 7 LPDDR4 Board Design and Layout Guidelines (Rev. F) PDF | HTML 05 Aug 2024
Application note Debugging GPU Driver Issues on TDA4x and AM6x Devices PDF | HTML 20 Jun 2024
Application note Jacinto7 AM6x, TDA4x, and DRA8x High-Speed Interface Design Guidelines (Rev. A) PDF | HTML 04 Jun 2024
Application note Jacinto7 AM6x/TDA4x/DRA8x Schematic Checklist (Rev. B) PDF | HTML 04 Apr 2024
Technical article Four power supply challenges in ADAS front camera designs PDF | HTML 05 Jan 2024
Functional safety information J721E, J721S2, J7200, J784S4 MCAL TUV Certification 22 Dez 2023
Application note Jacinto7 HS Device Customer Return Process PDF | HTML 16 Nov 2023
Functional safety information TÜV SÜD Certificate for Functional Safety Software Development Process (Rev. C) 11 Sep 2023
User guide AM68 Power Estimation Tool User’s Guide (Rev. A) PDF | HTML 16 Mai 2023
White paper Designing an Efficient Edge AI System with Highly Integrated Processors (Rev. A) PDF | HTML 13 Mär 2023
User guide Powering Jacinto 7 SoC For Isolated Power Groups With TPS6594133A-Q1 + Dual HCPS PDF | HTML 01 Mär 2023
Application note UART Log Debug System on Jacinto 7 SoC PDF | HTML 09 Jan 2023
User guide SK-AM68 Process Starter Kit User's Guide PDF | HTML 05 Jan 2023
User guide J721S2/TDA4VE/TDA4VL/TDA4AL EVM User Guide PDF | HTML 02 Dez 2022
Functional safety information Jacinto™ 7 Safety Product Overview PDF | HTML 15 Aug 2022
Application note Dual-TDA4x System Solution PDF | HTML 29 Apr 2022
Application note SPI Enablement & Validation on TDA4 Family PDF | HTML 05 Apr 2022
Technical article How are sensors and processors creating more intelligent and autonomous robots? PDF | HTML 29 Mär 2022
Technical article How to simplify your embedded edge AI application development PDF | HTML 28 Jan 2022
Application note Enabling MAC2MAC Feature on Jacinto7 Soc 10 Jan 2022
Functional safety information Leverage Jacinto 7 Processors Functional Safety Features for Automotive Designs (Rev. A) PDF | HTML 13 Okt 2021
Application note TDA4 Flashing Techniques PDF | HTML 08 Jul 2021
White paper Sicherheitsaktivierung auf Jacinto™ 7-Prozessoren 04 Jan 2021
White paper Differenzierungsmöglichkeit durch MCU-Integration Prozessoren der Reihe Jacinto™ 22 Okt 2020
Application note OSPI Tuning Procedure PDF | HTML 08 Jul 2020

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

J721EXCPXEVM — Gemeinsame Prozessorplatine für Jacinto™ 7 Prozessoren

Mit der gemeinsame Prozessorplatine J721EXCP01EVM für Jacinto™ 7 Prozessoren können Sie Bildverarbeitungs-, Analyse- und Netzwerkanwendungen im Automobil- und Industriebereich prüfen. Die gemeinsame Prozessorplatine ist kompatibel mit allen Jacinto 7 SoM-Prozessoren (System-on-Modules) – (...)

Benutzerhandbuch: PDF | HTML
Nicht verfügbar auf TI.com
Evaluierungsplatine

J721S2XSOMXEVM — TDA4VE, TDA4VL und TDA4AL System-on-Module

Das J721S2XSOMXEVM-System-on-Module (SoM) — in Verbindung mit der gemeinsamen Prozessorplatine J721EXCPXEVM — ist eine Entwicklungsplattform zur Evaluierung der Prozessoren für die Automobilindustrie Jacinto™ 7 TDA4VE-Q1, TDA4VL-Q1 und TDA4AL-Q1 für Vision Analytics und (...)

Benutzerhandbuch: PDF | HTML
View Options
Evaluierungsplatine

J7EXPCXEVM — Gateway-/Ethernet-Switch-Erweiterungskarte

Expand the capabilities of the J721EXCP01EVM common processor board for evaluating Jacinto 7 processors in vision analytics and networking applications in automotive and industrial markets with our Gateway/Ethernet switch expansion card.

Benutzerhandbuch: PDF | HTML
Nicht verfügbar auf TI.com
Evaluierungsplatine

J7EXPEXEVM — Audio- und Display-Erweiterungskarte

Expand the capabilities of the J721EXCP01EVM common processor board for evaluating Jacinto 7 processors in vision analytics and networking applications in automotive and industrial markets with our audio and display expansion card.
Benutzerhandbuch: PDF | HTML
Nicht verfügbar auf TI.com
Evaluierungsplatine

PHYTC-3P-PHYCORE-AM68 — PHYTEC phyCORE-AM68-System auf Modul für AM68x- und TDA4VE/AL/VL-Prozessoren

Das phyCORE®-AM68A zeichnet sich durch Systemintegration, Skalierbarkeit und Kosteneinsparungen aus. Der Prozessor kombiniert Deep Learning-Beschleuniger, Vektorverarbeitung,  universelle Mikroprozessoren sowie ein integriertes Bildgebungs-Subsystem. PhyCORE-AM68x/TDA4x ist damit eine (...)

Von: PHYTEC
View Options
Debug-Tastkopf

TMDSEMU110-U — XDS110 JTAG-Debug-Tastkopf

Der XDS110 von Texas Instruments ist eine neue Klasse von Debug-Tastkopf (Emulator) für Embedded-Prozessoren von TI. Der XDS110 ersetzt die XDS100-Familie und unterstützt eine größere Anzahl von Standards (IEEE1149.1, IEEE1149.7, SWD) in einem einzigen Pod. Alle XDS-Debug-Tastköpfe unterstützen (...)

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Debug-Tastkopf

TMDSEMU560V2STM-U — XDS560v2 System-Trace-USB-Debug-Tastkopf

Der XDS560v2 ist die leistungsstärkste Debug-Sonde aus der XDS560™ Familie von Debug-Sonden und unterstützt sowohl den traditionellen JTAG-Standard (IEEE1149.1) als auch cJTAG (IEEE1149.7).  Bitte beachten: Diese Lösung unterstützt kein Serial Wire Debug (SWD).

Alle XDS-Debug-Tastköpfe unterstützen (...)

Nicht verfügbar auf TI.com
Software-Entwicklungskit (SDK)

PROCESSOR-SDK-LINUX-J721S2 — Linux® SDK for TDA4VE, TDA4VL and TDA4AL

The J721S2 processor software development kit (SDK) real-time operating system (RTOS) can be used together with either processor SDK Linux® or processor SDK QNX® to form a multiprocessor software development platform for TDA4VL-Q1 and TDA4AL-Q1 system-on-a-chip (SoCs) within our Jacinto™ platform.

(...)

Unterstützte Produkte und Hardware

Unterstützte Produkte und Hardware

Produkte
ARM-basierte Prozessoren
TDA4AL-Q1 — System-on-a-Chip in der Automobilindustrie für Frontkamera und ADAS-Domänensteuerung unter Verwendun TDA4VE-Q1 — System-on-a-Chip in der Automobilindustrie für automatisches Einparken und Fahrerassistenz mit KI, B TDA4VL-Q1 — System-on-a-Chip für die Automobilindustrie mit KI, Grafiken für die Rundumsicht und Parkassistenz-A
Hardware-Entwicklung
Evaluierungsplatine
J721S2XSOMXEVM — TDA4VE, TDA4VL und TDA4AL System-on-Module
Download-Optionen
Software-Entwicklungskit (SDK)

PROCESSOR-SDK-QNX-J721S2 — QNX SDK for TDA4VE, TDA4VL and TDA4AL

The J721S2 processor software development kit (SDK) real-time operating system (RTOS) can be used together with either processor SDK Linux® or processor SDK QNX® to form a multiprocessor software development platform for TDA4VL-Q1 and TDA4AL-Q1 system-on-a-chip (SoCs) within our Jacinto™ platform.

(...)

Unterstützte Produkte und Hardware

Unterstützte Produkte und Hardware

Produkte
ARM-basierte Prozessoren
TDA4AL-Q1 — System-on-a-Chip in der Automobilindustrie für Frontkamera und ADAS-Domänensteuerung unter Verwendun TDA4VE-Q1 — System-on-a-Chip in der Automobilindustrie für automatisches Einparken und Fahrerassistenz mit KI, B TDA4VL-Q1 — System-on-a-Chip für die Automobilindustrie mit KI, Grafiken für die Rundumsicht und Parkassistenz-A
Hardware-Entwicklung
Evaluierungsplatine
J721S2XSOMXEVM — TDA4VE, TDA4VL und TDA4AL System-on-Module
Download-Optionen
Software-Entwicklungskit (SDK)

PROCESSOR-SDK-RTOS-J721S2 — RTOS SDK for TDA4VE, TDA4VL and TDA4AL

The J721S2 processor software development kit (SDK) real-time operating system (RTOS) can be used together with either processor SDK Linux® or processor SDK QNX® to form a multiprocessor software development platform for TDA4VL-Q1 and TDA4AL-Q1 system-on-a-chip (SoCs) within our Jacinto™ platform.

(...)

Unterstützte Produkte und Hardware

Unterstützte Produkte und Hardware

Produkte
ARM-basierte Prozessoren
TDA4AL-Q1 — System-on-a-Chip in der Automobilindustrie für Frontkamera und ADAS-Domänensteuerung unter Verwendun TDA4VE-Q1 — System-on-a-Chip in der Automobilindustrie für automatisches Einparken und Fahrerassistenz mit KI, B TDA4VL-Q1 — System-on-a-Chip für die Automobilindustrie mit KI, Grafiken für die Rundumsicht und Parkassistenz-A
Hardware-Entwicklung
Evaluierungsplatine
J721S2XSOMXEVM — TDA4VE, TDA4VL und TDA4AL System-on-Module
Download-Optionen
IDE, Konfiguration, Compiler oder Debugger

C7000-CGT — C7000 Codegenerierungstools – Compiler

Die Compiler-Tools für TI C7000 C/C++ unterstützen die Entwicklung von Anwendungen für die digitalen Signalprozessorkerne TI C7000.

Code Composer Studio ist die integrierte Entwicklungsumgebung (IDE) für eingebettete TI-Bausteine.  Wenn Sie auf einem eingebetteten TI-Baustein entwickeln (...)
Benutzerhandbuch: PDF | HTML
View Options
IDE, Konfiguration, Compiler oder Debugger

CCSTUDIO — Code Composer Studio integrated development environment (IDE)

Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It comprises a suite of tools used to develop and debug embedded applications.  Code Composer Studio is available for download across Windows®, Linux® and macOS® desktops. It can also (...)

Unterstützte Produkte und Hardware

Unterstützte Produkte und Hardware

Diese Designressource unterstützt die meisten Produkte in diesen Kategorien.

Informationen zum Support sind der Seite mit den Produktdetails zu entnehmen.
Start Download-Optionen
IDE, Konfiguration, Compiler oder Debugger

SAFETI_CQKIT — Safety-Compiler-Qualifizierungskit

Das Sicherheits-Compiler-Qualifizierungs-Kit möchte Kunden dabei unterstützen, den Einsatz des ARM C/C++-Compilers C6000, C7000 oder C2000/CLA von TI für funktionale Sicherheitsstandards wie beispielsweise IEC 61508 und ISO 26262 zu qualifizieren.

Das Sicherheits-Compiler-Qualifizierungs-Kit

  • ost (...)
View Options
IDE, Konfiguration, Compiler oder Debugger

SYSCONFIG — System-Berechnungstool

Sysconfig ist ein Konfigurationstool, das die Hardware- und Softwarekonfiguration vereinfacht und die Softwareentwicklung beschleunigt.

Sysconfig ist als Teil von Code Composer Studio&Trade, einer integrierten Entwicklungsumgebung sowie einer eigenständigen Anwendung verfügbar. Darüber hinaus kann (...)

View Options
Support-Software

EXLFR-3P-ESYNC-OTA — Excelfore esync OTA Over-the-Air Updates für softwaredefinierte Fahrzeuge

Experience the future of the connected SDV starting with full vehicle OTA from Excelfore. The standardized and structured eSync pipeline securely scales to reach all the ECUs and smart sensors in the car, with the flexibility to cover any in-vehicle network topology or system architecture.
eSync (...)
Von: ExcelFore
Partner-Website besuchen
Support-Software

EXLFR-3P-TSN — Time Sensitive Network (TSN) von ExelFore für sicherheitskritische Kommunikation in der Automobil

Softwaredefinierte Fahrzeuge (Software Defined Vehicles, SDV) benötigen Hochleistungsnetzwerke, IP-Adressierung und Sicherheit, die mit Ethernet, aber nicht mit CAN verfügbar sind. Anwendungen in der Automobilindustrie erfordern außerdem garantierte Latenzen, Bandbreite und Redundanz für (...)
Von: ExcelFore
Partner-Website besuchen
Support-Software

PAI-3P-PHANTOMVISION — Phantom-KI-Bildverarbeitungssoftware auf Jacinto-Prozessoren für ADAS-Automobilanwendungen

PhantomVision™ is a scalable, flexible and reliable deep learning based computer vision solution that provides a comprehensive suite of Euro NCAP compliant ADAS features. It is a visual perception engine that enables a single or multiple cameras to autonomously recognize road objects and (...)
Von: Phantom AI
Partner-Website besuchen
Simulationsmodell

AM68 TDA4VE TDA4AL TDA4VL BSDL MODEL

SPRM837.ZIP (13 KB) - BSDL Model
Herunterladen
Simulationsmodell

AM68A,TDA4VE,TDA4AL,TDA4VL IBIS MODEL

SPRM839.ZIP (1476 KB) - IBIS Model
Herunterladen
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
FCBGA (ALZ) 770 Ultra Librarian
Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Alle Forenthemen auf Englisch anzeigen

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos