Inicio Convertidores de datos Convertidores analógico-digitales (ADC) ADC de alta velocidad (≥ 10 MSPS)
Inicio
Convertidores de datos
Convertidores analógico-digitales (ADC)
ADC de alta velocidad (≥ 10 MSPS)

ADC12D800RF

ACTIVO

Convertidor analógico a digital (ADC) de muestreo de RF de 12 bits, 800 MSPS dobles o 1,6 GSPS simpl

Haga su pedido ahora
Hoja de datos

ADC12D800RF

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Sample rate (max) (Msps) 800, 1600 Resolution (Bits) 12 Number of input channels 1, 2 Interface type Parallel LVDS Analog input BW (MHz) 2700 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 2500 Architecture Folding Interpolating SNR (dB) 60.4 ENOB (Bits) 9.7 SFDR (dB) 74.3 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 800, 1600 Resolution (Bits) 12 Number of input channels 1, 2 Interface type Parallel LVDS Analog input BW (MHz) 2700 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 2500 Architecture Folding Interpolating SNR (dB) 60.4 ENOB (Bits) 9.7 SFDR (dB) 74.3 Operating temperature range (°C) -40 to 85 Input buffer Yes
PBGA (NXA) 292 729 mm² 27 x 27
  • Excellent Noise and Linearity up to and Above fIN = 2.7 GHz
  • Configurable to Either 1.6/1.0 GSPS Interleaved or 800/500 MSPS Dual ADC
  • New DESCLKIQ Mode for High Bandwidth, High Sampling Rate Apps
  • Pin-Compatible with ADC1xD1x00
  • AutoSync Feature for Multi-Chip Synchronization
  • Internally Terminated, Buffered, Differential Analog Inputs
  • Interleaved Timing Automatic and Manual Skew Adjust
  • Test Patterns at Output for System Debug
  • Time Stamp Feature to Capture External Trigger
  • Programmable Gain, Offset, and tAD Adjust Feature
  • 1:1 Non-Demuxed or 1:2 Demuxed LVDS Outputs
  • Key Specifications
    • Resolution 12 Bits
    • Interleaved 1.6/1.0 GSPS ADCIMD3 (Fin = 2.7GHz @ -13dBFS): -63/-61 dBc (typ)IMD3 (Fin = 2.7GHz @ -16dBFS): -71/-69 dBc (typ)Noise Floor: -152.2/-150.5 dBm/Hz (typ)Noise Power Ratio: 50.4/50.7 dB (typ)Power: 2.50/2.02 W (typ)
    • Dual 800/500 MSPS ADC, Fin = 498 MHzENOB: 9.5/9.6 Bits (typ)SNR: 59.7/59.7 dB (typ)SFDR: 71.2/72 dBc (typ)Power per Channel: 1.25/1.01 W (typ)

All trademarks are the property of their respective owners.

  • Excellent Noise and Linearity up to and Above fIN = 2.7 GHz
  • Configurable to Either 1.6/1.0 GSPS Interleaved or 800/500 MSPS Dual ADC
  • New DESCLKIQ Mode for High Bandwidth, High Sampling Rate Apps
  • Pin-Compatible with ADC1xD1x00
  • AutoSync Feature for Multi-Chip Synchronization
  • Internally Terminated, Buffered, Differential Analog Inputs
  • Interleaved Timing Automatic and Manual Skew Adjust
  • Test Patterns at Output for System Debug
  • Time Stamp Feature to Capture External Trigger
  • Programmable Gain, Offset, and tAD Adjust Feature
  • 1:1 Non-Demuxed or 1:2 Demuxed LVDS Outputs
  • Key Specifications
    • Resolution 12 Bits
    • Interleaved 1.6/1.0 GSPS ADCIMD3 (Fin = 2.7GHz @ -13dBFS): -63/-61 dBc (typ)IMD3 (Fin = 2.7GHz @ -16dBFS): -71/-69 dBc (typ)Noise Floor: -152.2/-150.5 dBm/Hz (typ)Noise Power Ratio: 50.4/50.7 dB (typ)Power: 2.50/2.02 W (typ)
    • Dual 800/500 MSPS ADC, Fin = 498 MHzENOB: 9.5/9.6 Bits (typ)SNR: 59.7/59.7 dB (typ)SFDR: 71.2/72 dBc (typ)Power per Channel: 1.25/1.01 W (typ)

All trademarks are the property of their respective owners.

The 12-bit 1.6/1.0 GSPS ADC12D800/500RF is an RF-sampling GSPS ADC that can directly sample input frequencies up to and above 2.7 GHz. The ADC12D800/500RF augments the very large Nyquist zone of TI’s GSPS ADCs with excellent noise and linearity performance at RF frequencies, extending its usable range beyond the 7th Nyquist zone

The ADC12D800/500RF provides a flexible LVDS interface which has multiple SPI programmable options to facilitate board design and FPGA/ASIC data capture. The LVDS outputs are compatible with IEEE 1596.3-1996 and supports programmable common mode voltage. The product is packaged in a lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of -40°C to +85°C.

The 12-bit 1.6/1.0 GSPS ADC12D800/500RF is an RF-sampling GSPS ADC that can directly sample input frequencies up to and above 2.7 GHz. The ADC12D800/500RF augments the very large Nyquist zone of TI’s GSPS ADCs with excellent noise and linearity performance at RF frequencies, extending its usable range beyond the 7th Nyquist zone

The ADC12D800/500RF provides a flexible LVDS interface which has multiple SPI programmable options to facilitate board design and FPGA/ASIC data capture. The LVDS outputs are compatible with IEEE 1596.3-1996 and supports programmable common mode voltage. The product is packaged in a lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of -40°C to +85°C.
filter Buscar otro/a ADC de alta velocidad (≥ 10 MSPS)
Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 8
Tipo Título Fecha
* Data sheet ADC12D800/500RF 12-Bit, 1.6/1.0 GSPS RF Sampling ADC datasheet (Rev. E) 25 mar 2013
Application note AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature (Rev. G) 03 feb 2017
Application note Synchronizing the Giga-Sample ADCs Interfaced with Multiple FPGAs 06 ago 2014
Application note Maximizing SFDR Performance in the GSPS ADC: Spur Sources and Methods of Mitigat 09 dic 2013
User guide Schematic and Layout Recommendations for the GSPS ADC 29 abr 2013
Application note AN-2177 Using the LMH6554 as a ADC Driver (Rev. A) 26 abr 2013
Application note From Sample Instant to Data Output: Understanding Latency in the GSPS ADC 18 dic 2012
Product overview ADC12Dxx00RF Direct RF-Sampling ADC Family 16 may 2012

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

ADC-LD-BB — Placa balun ADC de baja distorsión

One ADC-LD-BB board is included in the hardware kit with the GSPS analog-to-digital converter (ADC) reference boards. Since the analog inputs to the ADC1xDxx00RB are differential and most signal sources are single ended, these balun boards are generally used to achieve (...)

Guía del usuario: PDF
No disponible en TI.com
Soporte de software

WAVEVISION5 — WaveVision 5 Software

WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.

While WaveVision 5 software (...)

Productos y hardware compatibles

Productos y hardware compatibles

Productos
ADC de alta velocidad (≥ 10 MSPS)
ADC08D1020 — Convertidor analógico a digital (ADC) de 8 bits, 1,0 GSPS dobles o 2,0 GSPS simples ADC08D1520 — Convertidor analógico a digital (ADC) de 8 bits, 1,5 GSPS dobles o 3,0 GSPS simples ADC10D1000 — Convertidor analógico a digital (ADC) de 10 bits, 1,0 GSPS dobles o 2,0 GSPS simples ADC10D1500 — Convertidor analógico a digital (ADC) de 10 bits, 1,5 GSPS dobles o 3,0 GSPS simples ADC10DV200 — Convertidor analógico a digital (ADC) de dos canales, 10 bits y 200 MSPS ADC12D1000 — Convertidor analógico a digital (ADC) de 12 bits, 1,0 GSPS dobles o 2,0 GSPS simples ADC12D1000RF — Convertidor analógico a digital (ADC) de muestreo de RF de 12 bits, 1,0 GSPS dobles o 2,0 GSPS simpl ADC12D1600 — Convertidor analógico a digital (ADC) de 12 bits, 1,6 GSPS dobles o 3,2 GSPS simples ADC12D1600RF — Convertidor analógico a digital (ADC) de muestreo de RF de 12 bits, 1,6 GSPS dobles o 3,2 GSPS simpl ADC12D1800 — Convertidor analógico a digital (ADC) de 12 bits, 1,8 GSPS dobles o 3,6 GSPS simples ADC12D1800RF — Convertidor analógico a digital (ADC) de muestreo de RF de 12 bits, 1,8 GSPS dobles o 3,6 GSPS simpl ADC12D500RF — Convertidor analógico a digital (ADC) de muestreo de RF de 12 bits, 500 MSPS dobles o 1,0 GSPS simpl ADC12D800RF — Convertidor analógico a digital (ADC) de muestreo de RF de 12 bits, 800 MSPS dobles o 1,6 GSPS simpl ADC14DC080 — Convertidor analógico a digital (ADC) de dos canales, 14 bits, 80 MSPS y ancho de banda de entrada d ADC16DV160 — Convertidor analógico a digital (ADC) de dos canales, 16 bits y 160 MSPS ADC16V130 — Convertidor analógico a digital (ADC) de 16 bits y 130 MSPS
Desarrollo de hardware
Placa de evaluación
ADC12D1600RB — Placa de referencia ADC de 12 bits, 1,6-/1,8 GSPS dobles o 3,2-/3,6 GSPS simples ADC16DV160HFEB — Placa de evaluación ADC16DV160HFEB LM98640CVAL — Interfaz analógica de doble canal, 14 bits y 40 MSPS con salida LVDS WAVEVSN-BRD-5.1 — Placa de captura de datos WaveVision 5 (versión 5.1)
Software
Software de aplicación y estructura
WAVEVISION5 — Software de adquisición y análisis de datos
Descargar
Modelo de simulación

ADC12D1000 IBIS Model

SNAM014.ZIP (41 KB) - IBIS Model
Descargar
Esquema

ADC12D800RFRB Design Package

SNAC016.ZIP (8114 KB)
Descargar
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Solicitar
Diseños de referencia

TIDA-00113 — ADC de impulsión de GSPS en el modo de canal único o de canal doble para aplicaciones de ancho de ba

This design is intended to help the system designer in understanding tradeoffs and optimizing implementation for driving the Giga-Sample-Per-Second ADC with balun configurations for wideband applications.  The tradeoffs considered include balun construction, insertion loss, dynamic (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-00479 — Diseño de referencia de fuentes de reloj óptimas para ADC de GSPS

The ADC12D1600RFRB reference design provides a platform to demonstrate a high speed digitizer application which incorporates clocking, power management, and signal processing. The reference design utilizes the 1.6 GSPS ADC12D1600RF device, onboard FPGA Xilinx Virtex 4, and high performance clock (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-00071 — Recomendaciones de esquemas y diseños para el ADC de muestra por segundo (GSPS) de Giga

This reference design is a guide to the schematics and layout for the system designer using a GSPS ADC in their system. Use this reference design along with the datasheet — the datasheet is always the final authority. Also, the ADC1xDxxxx(RF)RB Reference Board provides a useful reference (...)
Guía del usuario: PDF
Esquema: PDF
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
PBGA (NXA) 292 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos