SN74ABT162244

Name: SN74ABT162244
Brand: TI
SKU: SN74ABT162244
Price: 0.501 USD

ACTIVO

Búferes de 16 canales, 4,5 V a 5,5 V con entradas CMOS compatibles con TTL y salidas de 3 estados

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat SN54ABT162244, SN74ABT162244 datasheet (Rev. E) (Inglés)

SN74ABT162244

ACTIVO

Hoja de datos

Haga su pedido ahora

Detalles del producto

Technology family

ABT

Supply voltage (min) (V)

4.5

Supply voltage (max) (V)

5.5

Number of channels

16

IOL (max) (mA)

12

Supply current (max) (µA)

30000

IOH (max) (mA)

-12

Input type

TTL-Compatible CMOS

Output type

3-State

Features

Balanced outputs, Damping resistors, Over-voltage tolerant inputs, Partial power down (Ioff), Power up 3-state, Ultra high speed (tpd <5ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Technology family

ABT

Supply voltage (min) (V)

4.5

Supply voltage (max) (V)

5.5

Number of channels

16

IOL (max) (mA)

12

Supply current (max) (µA)

30000

IOH (max) (mA)

-12

Input type

TTL-Compatible CMOS

Output type

3-State

Features

Balanced outputs, Damping resistors, Over-voltage tolerant inputs, Partial power down (Ioff), Power up 3-state, Ultra high speed (tpd <5ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 85

SSOP (DL)

48

164.358 mm² 15.88 x 10.35

TSSOP (DGG)

48

101.25 mm² 12.5 x 8.1

TVSOP (DGV)

48

62.08 mm² 9.7 x 6.4

Members of the Texas Instruments Widebus™ Family
Output Ports Have Equivalent 25- Series Resistors, So No External Resistors Are Required
Typical V_OLP (Output Ground Bounce) <1 V at V_CC = 5 V, T_A = 25°C
High-Impedance State During Power Up and Power Down
I_off and Power-Up 3-State Support Hot Insertion
Distributed V_CC and GND Pins Minimize High-Speed Switching Noise
Flow-Through Architecture Optimizes PCB Layout
Latch-Up Performance Exceeds 500 mA Per JESD-17

Widebus is a trademark of Texas Instruments.

Members of the Texas Instruments Widebus™ Family
Output Ports Have Equivalent 25- Series Resistors, So No External Resistors Are Required
Typical V_OLP (Output Ground Bounce) <1 V at V_CC = 5 V, T_A = 25°C
High-Impedance State During Power Up and Power Down
I_off and Power-Up 3-State Support Hot Insertion
Distributed V_CC and GND Pins Minimize High-Speed Switching Noise
Flow-Through Architecture Optimizes PCB Layout
Latch-Up Performance Exceeds 500 mA Per JESD-17

Widebus is a trademark of Texas Instruments.

The ’ABT162244 devices are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide noninverting outputs and symmetrical active-low output-enable (OE)\ inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 25- series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_off and power-up 3-state. The I_off circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The ’ABT162244 devices are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide noninverting outputs and symmetrical active-low output-enable (OE)\ inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 25- series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_off and power-up 3-state. The I_off circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

filter

Buscar otro/a Búferes y controladores no inversores

Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new

Comparar alternativas

Pin por pin con la misma funcionalidad que el dispositivo comparado

SN74AHCT16244

ACTIVO

Búferes de 16 canales, 4,5 V a 5,5 V con entradas CMOS compatibles con TTL y salidas de 3 estados Larger voltage range (2V to 5.5V)

SN74LVT162244A

ACTIVO

Búferes de 16 canales, 2.7 V a 3.6 V con entradas CMOS compatibles con TTL y salidas de 3 estados Shorter average propagation delay (3ns)

Funcionalidad similar a la del dispositivo comparado

SN74ACT244

ACTIVO

Búferes de 8 canales y 4.5 V a 5.5 V con entradas CMOS compatibles con TTL y salidas de 3 estados Longer propagation delay (8ns), lower average drive strength (24mA)

Documentación técnica

star

=Principal documentación para este producto seleccionada por TI

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 19

	Tipo	Título	Fecha
*	Data sheet	SN54ABT162244, SN74ABT162244 datasheet (Rev. E)	03 jun 2004
	Application note	Implications of Slow or Floating CMOS Inputs (Rev. E)	26 jul 2021
	Selection guide	Logic Guide (Rev. AB)	12 jun 2017
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)	02 dic 2015
	User guide	LOGIC Pocket Data Book (Rev. B)	16 ene 2007
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection	08 jul 2004
	Application note	Selecting the Right Level Translation Solution (Rev. A)	22 jun 2004
	Application note	Quad Flatpack No-Lead Logic Packages (Rev. D)	16 feb 2004
	Application note	TI IBIS File Creation, Validation, and Distribution Processes	29 ago 2002
	Application note	Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices	10 may 2002
	Selection guide	Advanced Bus Interface Logic Selection Guide	09 ene 2001
	Application note	Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)	01 ago 1997
	Application note	Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B)	01 jun 1997
	Application note	Designing With Logic (Rev. C)	01 jun 1997
	Application note	Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A)	01 mar 1997
	Application note	Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A)	01 dic 1996
	Application note	Input and Output Characteristics of Digital Integrated Circuits	01 oct 1996
	Application note	Live Insertion	01 oct 1996
	Application note	Understanding Advanced Bus-Interface Products Design Guide	01 may 1996

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.