SN74ALVCH162827

Name: SN74ALVCH162827
Brand: TI
SKU: SN74ALVCH162827
Price: 0.82 USD

ACTIVO

Búferes de 20 canales, 1.65 V a 3.6 V con retención de bus y salidas de 3 estados

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat SN74ALVCH162827 datasheet (Rev. H) (Inglés)

SN74ALVCH162827

ACTIVO

Hoja de datos

Haga su pedido ahora

Detalles del producto

Technology family

ALVC

Supply voltage (min) (V)

1.65

Supply voltage (max) (V)

3.6

Number of channels

20

IOL (max) (mA)

12

Supply current (max) (µA)

40

IOH (max) (mA)

-12

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Bus-hold, Damping resistors, Over-voltage tolerant inputs, Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Technology family

ALVC

Supply voltage (min) (V)

1.65

Supply voltage (max) (V)

3.6

Number of channels

20

IOL (max) (mA)

12

Supply current (max) (µA)

40

IOH (max) (mA)

-12

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Bus-hold, Damping resistors, Over-voltage tolerant inputs, Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 85

SSOP (DL)

56

190.647 mm² 18.42 x 10.35

TSSOP (DGG)

56

113.4 mm² 14 x 8.1

TVSOP (DGV)

56

72.32 mm² 11.3 x 6.4

Member of the Texas Instruments Widebus™ Family
Output Ports Have Equivalent 26- Series Resistors, So No External Resistors Are Required
Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
Latch-Up Performance Exceeds 250 mA Per JESD 17
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

Widebus is a trademark of Texas Instruments Incorporated.

Member of the Texas Instruments Widebus™ Family
Output Ports Have Equivalent 26- Series Resistors, So No External Resistors Are Required
Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
Latch-Up Performance Exceeds 250 mA Per JESD 17
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

Widebus is a trademark of Texas Instruments Incorporated.

This 20-bit noninverting buffer/driver is designed for 1.65-V to 3.6-V V_CC operation.

The SN74ALVCH162827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1\ and 1OE2\ or 2OE1\ and 2OE2\) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This 20-bit noninverting buffer/driver is designed for 1.65-V to 3.6-V V_CC operation.

The SN74ALVCH162827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1\ and 1OE2\ or 2OE1\ and 2OE2\) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

filter

Buscar otro/a Búferes y controladores no inversores

Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new

Comparar alternativas

Pin por pin con la misma funcionalidad que el dispositivo comparado

SN74ALVCH16827

ACTIVO

Búferes de 20 canales, 1.65 V a 3.6 V con retención de bus y salidas de 3 estados Voltage range (1.65V to 3.6V), average drive strength (24mA), average propagation delay (3ns)

Funcionalidad similar a la del dispositivo comparado

SN74LVC827A

ACTIVO

Búferes de 10 canales, 1.65 V a 3.6 V con salidas de 3 estados Larger voltage range (1.65V to 5.5V)

Documentación técnica

star

=Principal documentación para este producto seleccionada por TI

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 20

	Tipo	Título		Fecha
*	Data sheet	SN74ALVCH162827 datasheet (Rev. H)		16 ago 2004
	Application note	Drive Transmission Lines With Logic	PDF \| HTML	20 oct 2020
	Application note	An Overview of Bus-Hold Circuit and the Applications (Rev. B)		17 sep 2018
	Selection guide	Logic Guide (Rev. AB)		12 jun 2017
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)		02 dic 2015
	User guide	LOGIC Pocket Data Book (Rev. B)		16 ene 2007
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection		08 jul 2004
	Application note	TI IBIS File Creation, Validation, and Distribution Processes		29 ago 2002
	User guide	ALVC Advanced Low-Voltage CMOS Including SSTL, HSTL, And ALB (Rev. B)		01 ago 2002
	More literature	Standard Linear & Logic for PCs, Servers & Motherboards		13 jun 2002
	Application note	16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)		22 may 2002
	Application note	Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A)		08 sep 1999
	Application note	TI SN74ALVC16835 Component Specification Analysis for PC100		03 ago 1998
	Application note	Logic Solutions for PC-100 SDRAM Registered DIMMs (Rev. A)		13 may 1998
	Application note	Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices		01 dic 1997
	Application note	Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)		01 ago 1997
	Application note	CMOS Power Consumption and CPD Calculation (Rev. B)		01 jun 1997
	Application note	Input and Output Characteristics of Digital Integrated Circuits		01 oct 1996
	Application note	Live Insertion		01 oct 1996
	Application note	Understanding Advanced Bus-Interface Products Design Guide		01 may 1996

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.