SN65LVDS17

Name: SN65LVDS17
Brand: TI
SKU: SN65LVDS17
Price: 2.107 USD

AKTIV

Oszillator-Verstärkungsstufe/Puffer, 2,5/3,3 V, mit Aktivierung

Jetzt bestellen

Datenblatt

document-pdfAcrobat 2.5-V/3.3-V Oscillator Gain Stage/Buffers datasheet (Rev. B) (Englisch)

SN65LVDS17

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Function

Buffer, Translator

Protocols

LVDS, LVPECL

Number of transmitters

1

Number of receivers

1

Supply voltage (V)

2.5, 3.3

Signaling rate (Mbps)

4000

Input signal

Differential

Output signal

LVDS

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Function

Buffer, Translator

Protocols

LVDS, LVPECL

Number of transmitters

1

Number of receivers

1

Supply voltage (V)

2.5, 3.3

Signaling rate (Mbps)

4000

Input signal

Differential

Output signal

LVDS

Rating

Catalog

Operating temperature range (°C)

-40 to 85

WSON (DRF)

8

4 mm² 2 x 2

Low-Voltage PECL Input and Low-Voltage PECL or LVDS Outputs
Clock Rates to 2 GHz
- 140-ps Output Transition Times
- 0.11 ps Typical Intrinsic Phase Jitter
- Less than 630 ps Propagation Delay Times
2.5-V or 3.3-V Supply Operation
2-mm × 2-mm Small-Outline No-Lead Package
APPLICATIONS
- PECL-to-LVDS Translation
- Clock Signal Amplification

Low-Voltage PECL Input and Low-Voltage PECL or LVDS Outputs
Clock Rates to 2 GHz
- 140-ps Output Transition Times
- 0.11 ps Typical Intrinsic Phase Jitter
- Less than 630 ps Propagation Delay Times
2.5-V or 3.3-V Supply Operation
2-mm × 2-mm Small-Outline No-Lead Package
APPLICATIONS
- PECL-to-LVDS Translation
- Clock Signal Amplification

These four devices are high-frequency oscillator gain stages supporting both LVPECL or LVDS on the high gain outputs in 3.3-V or 2.5-V systems. Additionally, provides the option of both single-ended input (PECL levels on the SN65LVx16) and fully differential inputs on the SN65LVx17.

The SN65LVx16 provides the user a Gain Control (GC) for controlling the Q output from 300 mV to 860 mV either by leaving it open (NC), grounded, or tied to V_CC. (When left open, the Q output defaults to 575 mV.) The Q on the SN65LVx17 defaults to 575 mV as well.

Both devices provide a voltage reference (V_BB) of typically 1.35 V below V_CC for use in receiving single-ended PECL input signals. When not used, V_BB should be unconnected or open.

All devices are characterized for operation from -40°C to 85°C.

These four devices are high-frequency oscillator gain stages supporting both LVPECL or LVDS on the high gain outputs in 3.3-V or 2.5-V systems. Additionally, provides the option of both single-ended input (PECL levels on the SN65LVx16) and fully differential inputs on the SN65LVx17.

The SN65LVx16 provides the user a Gain Control (GC) for controlling the Q output from 300 mV to 860 mV either by leaving it open (NC), grounded, or tied to V_CC. (When left open, the Q output defaults to 575 mV.) The Q on the SN65LVx17 defaults to 575 mV as well.

Both devices provide a voltage reference (V_BB) of typically 1.35 V below V_CC for use in receiving single-ended PECL input signals. When not used, V_BB should be unconnected or open.

All devices are characterized for operation from -40°C to 85°C.

filter

Andere LVDS-, M-LVDS- und PECL-ICs suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star

=Von TI ausgewählte Top-Empfehlungen für dieses Produkt

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 3

	Typ	Titel	Datum
*	Data sheet	2.5-V/3.3-V Oscillator Gain Stage/Buffers datasheet (Rev. B)	18 Nov 2005
	Application note	TMDS Clock Detection Solution in HDMI Sink Applications	23 Aug 2017
	EVM User's guide	Translator/Oscillator Buffer EVM (Rev. A)	17 Sep 2004

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell

SN65LVDS17 with Gain Control GC tied to GND IBIS Model

SLLC232.ZIP (12 KB) - IBIS Model

Herunterladen

Simulationsmodell

SN65LVDS17 with Gain Control GC tied to NC IBIS Model

SLLC233.ZIP (11 KB) - IBIS Model

Herunterladen

Simulationsmodell

SN65LVDS17 with Gain Control GC tied to VCC IBIS Model

SLLC234.ZIP (12 KB) - IBIS Model

Herunterladen

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)

Anfordern

Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)

Benutzerhandbuch: PDF

View Options

Gehäuse	Pins	CAD-Symbole, Footprints und 3D-Modelle
WSON (DRF)	8	Ultra Librarian

Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

SN65LVDS17

Oszillator-Verstärkungsstufe/Puffer, 2,5/3,3 V, mit Aktivierung

SN65LVDS17

Produktdetails

Technische Dokumentation

Design und Entwicklung

SN65LVDS17 with Gain Control GC tied to GND IBIS Model

SN65LVDS17 with Gain Control GC tied to NC IBIS Model

SN65LVDS17 with Gain Control GC tied to VCC IBIS Model

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

Bestellen & Qualität

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Videoreihe

Videos