ホーム インターフェイス その他のインターフェイス

TSB41BA3A-EP

アクティブ

エンハンスド製品、IEEE 1394b、3 ポート、ケーブル・トランシーバ / アービター

製品詳細

Protocols HiRel Enhanced Product Rating HiRel Enhanced Product Operating temperature range (°C) -40 to 105
Protocols HiRel Enhanced Product Rating HiRel Enhanced Product Operating temperature range (°C) -40 to 105
HTQFP (PFP) 80 196 mm² 14 x 14
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –40°C to 110°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • Fully Supports Provisions of IEEE 1394b-2002 at S100, S100B, S200, S200B,
    S400, and S400B Signaling Rates (B Signifies 1394b Signaling)
  • Fully Supports Provisions of IEEE 1394a-2000 and 1394-1995 Standards for
    High-Performance Serial Bus
  • Fully Interoperable With Firewire™, DTVLink, SB1394, DishWire, and i.LINK™
    Implementation of IEEE Std 1394
  • Provides Three Fully Backward Compatible, (1394a-2000 Fully Compliant)
    Bilingual 1394b Cable Ports at 400 Megabits per Second (Mbps)
  • Same Three Fully Backward Compatible Ports Are 1394a-2000 Fully Compliant
    Cable Ports at 100/200/400 Mbps
  • Full 1394a-2000 Support Includes:
    • Connection Debounce
    • Arbitrated Short Reset
    • Multispeed Concatenation
    • Arbitration Acceleration
    • Fly-By Concatenation
    • Port Disable/Suspend/Resume
    • Extended Resume Signaling for Compatibility With Legacy DV Devices
  • Power-Down Features to Conserve Energy in Battery Powered Applications
  • Low-Power Automotive Sleep Mode Support
  • Fully Compliant With Open Host Controller Interface (OHCI) Requirements
  • Cable Power Presence Monitoring
  • Cable Ports Monitor Line Conditions for Active Connection to Remote Node
  • Register Bits Give Software Control of Contender Bit, Power Class Bits, Link
    Active Control Bit, and 1394a-2000 Features
  • Data Interface to Link-Layer Controller Pin-Selectable From 1394a-2000 Mode
    (2/4/8 Parallel Bits at 49.152 MHz) or 1394b Mode (8 Parallel Bits at 98.304 MHz)
  • Interface to Link-Layer Controller Supports Low-Cost Texas Instruments Bus-Holder
    Isolation
  • Interoperable With Link-Layer Controllers Using 3.3-V Supplies
  • Interoperable With Other 1394 Physical Layers (PHYs) Using 1.8-V, 3.3-V, and 5-V
    Supplies
  • Low-Cost 49.152-MHz Crystal Provides Transmit and Receive Data at 100/200/400 Mbps
    and Link-Layer Controller Clock at 49.152 MHz and 98.304 MHz
  • Separate Bias (TPBIAS) for Each Port
  • Low-Cost, High-Performance, 80-Pin TQFP (PFP) Thermally Enhanced Package
  • Software Device Reset (SWR)
  • Fail-Safe Circuitry Senses Sudden Loss of Power to the Device and Disables the Ports
    to Ensure That the TSB41BA3A-EP Does Not Load the TPBIAS of Any Connected Device and
    Blocks Any Leakage From the Port Back to Power Plane
  • 1394a-2000-Compliant Common-Mode Noise Filter on the Incoming Bias Detect
    Circuit to Filter Out Cross-Talk Noise
  • Cable/Transceiver Hardware Speed and Port Mode Are Selectable by Pin States
  • Supports Connection to CAT5 Cable Transceiver by Allowing Ports to be Forced
    to Beta-Only S100 Mbps
  • Supports Connection to S200 Plastic Optical Fiber Transceivers by Allowing
    Ports to be Forced to 1394b Beta-Only S200 Mbps and Beta-Only S100 Mbps
  • Optical Signal Detect Input for All Ports in Beta Mode Enables Connection to Optical
    Transceivers
  • Supports Use of 1394a Connectors by Allowing Ports 1 and 2 to Be Forced to 1394a-Only Mode

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
Implements technology covered by one or more patents of Apple Computer, Incorporated and SGS Thompson, Limited.
i.LINK is a trademark of Sony Kabushiki Kaisha TA Sony Corporation.
FireWire is a trademark of Apple Computer, Inc.
PowerPAD is a trademark of Texas Instruments.

  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –40°C to 110°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • Fully Supports Provisions of IEEE 1394b-2002 at S100, S100B, S200, S200B,
    S400, and S400B Signaling Rates (B Signifies 1394b Signaling)
  • Fully Supports Provisions of IEEE 1394a-2000 and 1394-1995 Standards for
    High-Performance Serial Bus
  • Fully Interoperable With Firewire™, DTVLink, SB1394, DishWire, and i.LINK™
    Implementation of IEEE Std 1394
  • Provides Three Fully Backward Compatible, (1394a-2000 Fully Compliant)
    Bilingual 1394b Cable Ports at 400 Megabits per Second (Mbps)
  • Same Three Fully Backward Compatible Ports Are 1394a-2000 Fully Compliant
    Cable Ports at 100/200/400 Mbps
  • Full 1394a-2000 Support Includes:
    • Connection Debounce
    • Arbitrated Short Reset
    • Multispeed Concatenation
    • Arbitration Acceleration
    • Fly-By Concatenation
    • Port Disable/Suspend/Resume
    • Extended Resume Signaling for Compatibility With Legacy DV Devices
  • Power-Down Features to Conserve Energy in Battery Powered Applications
  • Low-Power Automotive Sleep Mode Support
  • Fully Compliant With Open Host Controller Interface (OHCI) Requirements
  • Cable Power Presence Monitoring
  • Cable Ports Monitor Line Conditions for Active Connection to Remote Node
  • Register Bits Give Software Control of Contender Bit, Power Class Bits, Link
    Active Control Bit, and 1394a-2000 Features
  • Data Interface to Link-Layer Controller Pin-Selectable From 1394a-2000 Mode
    (2/4/8 Parallel Bits at 49.152 MHz) or 1394b Mode (8 Parallel Bits at 98.304 MHz)
  • Interface to Link-Layer Controller Supports Low-Cost Texas Instruments Bus-Holder
    Isolation
  • Interoperable With Link-Layer Controllers Using 3.3-V Supplies
  • Interoperable With Other 1394 Physical Layers (PHYs) Using 1.8-V, 3.3-V, and 5-V
    Supplies
  • Low-Cost 49.152-MHz Crystal Provides Transmit and Receive Data at 100/200/400 Mbps
    and Link-Layer Controller Clock at 49.152 MHz and 98.304 MHz
  • Separate Bias (TPBIAS) for Each Port
  • Low-Cost, High-Performance, 80-Pin TQFP (PFP) Thermally Enhanced Package
  • Software Device Reset (SWR)
  • Fail-Safe Circuitry Senses Sudden Loss of Power to the Device and Disables the Ports
    to Ensure That the TSB41BA3A-EP Does Not Load the TPBIAS of Any Connected Device and
    Blocks Any Leakage From the Port Back to Power Plane
  • 1394a-2000-Compliant Common-Mode Noise Filter on the Incoming Bias Detect
    Circuit to Filter Out Cross-Talk Noise
  • Cable/Transceiver Hardware Speed and Port Mode Are Selectable by Pin States
  • Supports Connection to CAT5 Cable Transceiver by Allowing Ports to be Forced
    to Beta-Only S100 Mbps
  • Supports Connection to S200 Plastic Optical Fiber Transceivers by Allowing
    Ports to be Forced to 1394b Beta-Only S200 Mbps and Beta-Only S100 Mbps
  • Optical Signal Detect Input for All Ports in Beta Mode Enables Connection to Optical
    Transceivers
  • Supports Use of 1394a Connectors by Allowing Ports 1 and 2 to Be Forced to 1394a-Only Mode

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
Implements technology covered by one or more patents of Apple Computer, Incorporated and SGS Thompson, Limited.
i.LINK is a trademark of Sony Kabushiki Kaisha TA Sony Corporation.
FireWire is a trademark of Apple Computer, Inc.
PowerPAD is a trademark of Texas Instruments.

The TSB41BA3A-EP provides the digital and analog transceiver functions needed to implement a three-port node in a cable-based IEEE 1394 network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission. The TSB41BA3A-EP interfaces with a link-layer controller (LLC), such as the TSB82AA2, TSB12LV21, TSB12LV26, TSB12LV32, TSB42AA4, TSB42AB4, TSB12LV01B, or TSB12LV01C. It can also be connected via cable port to an integrated 1394 Link + PHY layer such as the TSB43AB2.

The TSB41BA3A-EP is powered by a single 3.3-V supply. The core voltage supply is supplied by an internal voltage regulator to the PLLVDD-CORE and DVDD-CORE terminals. To protect the phase-locked loop (PLL) from noise, the PLLVDD-CORE terminals must be separately decoupled from the DVDD-CORE terminals. The PLLVDD-CORE terminals are decoupled with 1-µF and smaller decoupling capacitors and the DVDD-CORE terminals are separately decoupled with 1-µF and smaller decoupling capacitors. The separation between DVDD-CORE and PLLVDD-CORE must be implemented by separate power supply rails or planes.

The TSB41BA3A-EP provides the digital and analog transceiver functions needed to implement a three-port node in a cable-based IEEE 1394 network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission. The TSB41BA3A-EP interfaces with a link-layer controller (LLC), such as the TSB82AA2, TSB12LV21, TSB12LV26, TSB12LV32, TSB42AA4, TSB42AB4, TSB12LV01B, or TSB12LV01C. It can also be connected via cable port to an integrated 1394 Link + PHY layer such as the TSB43AB2.

The TSB41BA3A-EP is powered by a single 3.3-V supply. The core voltage supply is supplied by an internal voltage regulator to the PLLVDD-CORE and DVDD-CORE terminals. To protect the phase-locked loop (PLL) from noise, the PLLVDD-CORE terminals must be separately decoupled from the DVDD-CORE terminals. The PLLVDD-CORE terminals are decoupled with 1-µF and smaller decoupling capacitors and the DVDD-CORE terminals are separately decoupled with 1-µF and smaller decoupling capacitors. The separation between DVDD-CORE and PLLVDD-CORE must be implemented by separate power supply rails or planes.

ダウンロード 字幕付きのビデオを表示 ビデオ

技術資料

star =TI が選定したこの製品の主要ドキュメント
結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
7 をすべて表示
種類 タイトル 最新の英語版をダウンロード 日付
* データシート IEEE 1394b Three-Port Cable Transceiver/Arbiter. データシート (Rev. B) 2011年 5月 31日
* エラッタ TSB41BA3/A Errata (Rev. A) 2005年 12月 16日
* VID TSB41BA3A-EP VID V6203670 2016年 6月 21日
* VID TSB41BA3A-EP VID V6203670 2016年 6月 21日
* 放射線と信頼性レポート TSB41BA3ATPFPEP Reliability Report 2016年 2月 9日
アプリケーション・ノート Electrical Overstress Damage of TI 1394 PHY Devices (Rev. A) 2008年 7月 11日
アプリケーション・ノート IEEE 1394 EMI Board Design and Layout Guidelines 2002年 7月 31日

設計および開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

シミュレーション・ツール

PSPICE-FOR-TI — TI Design / シミュレーション・ツール向け PSpice®

PSpice® for TI は、各種アナログ回路の機能評価に役立つ、設計とシミュレーション向けの環境です。設計とシミュレーションに適したこのフル機能スイートは、Cadence® のアナログ分析エンジンを使用しています。PSpice for TI は無償で使用でき、アナログや電源に関する TI の製品ラインアップを対象とする、業界でも有数の大規模なモデル・ライブラリが付属しているほか、選択された一部のアナログ動作モデルも利用できます。

設計とシミュレーション向けの環境である PSpice for TI (...)
シミュレーション・ツール

TINA-TI — SPICE ベースのアナログ・シミュレーション・プログラム

TINA-TI は、DC 解析、過渡解析、周波数ドメイン解析など、SPICE の標準的な機能すべてを搭載しています。TINA には多彩な後処理機能があり、結果を必要なフォーマットにすることができます。仮想計測機能を使用すると、入力波形を選択し、回路ノードの電圧や波形を仮想的に測定することができます。TINA の回路キャプチャ機能は非常に直観的であり、「クイックスタート」を実現できます。

TINA-TI をインストールするには、約 500MB が必要です。インストールは簡単です。必要に応じてアンインストールも可能です。(そのようなことはないと思いますが)

TINA は DesignSoft (...)

ユーザー ガイド: PDF
英語版 (Rev.A): PDF
パッケージ ピン数 CAD シンボル、フットプリント、および 3D モデル
HTQFP (PFP) 80 Ultra Librarian

購入と品質

記載されている情報:
  • RoHS
  • REACH
  • デバイスのマーキング
  • リード端子の仕上げ / ボールの原材料
  • MSL 定格 / ピーク リフロー
  • MTBF/FIT 推定値
  • 使用原材料
  • 認定試験結果
  • 継続的な信頼性モニタ試験結果
記載されている情報:
  • ファブの拠点
  • 組み立てを実施した拠点

推奨製品には、この TI 製品に関連するパラメータ、評価基板、またはリファレンス デザインが存在する可能性があります。

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ