DS92LV0411
- 5-Channel (4 data + 1 clock) Channel Link LVDS Parallel Interface Supports 24-bit Data
3-bit Control at 5 – 50 MHz - AC Coupled STP Interconnect up to 10 Meters in Length
- Integrated Serial CML Terminations
- AT–SPEED BIST Mode and Status Pin
- Optional I2C Compatible Serial Control Bus
- Power Down Mode Minimizes Power Dissipation
- 1.8V or 3.3V Compatible Control Pin Interface
- >8 kV ESD (HBM) Protection
- -40° to +85°C Temperature Range
- Data Scrambler for Reduced EMI
- DC–Balance Encoder for AC Coupling
- Selectable Output VOD and Adjustable De-Emphasis
- Random Data Lock; No Reference Clock Required
- Adjustable Input Receiver Equalization
- EMI Minimization on Output Parallel Bus (Spread Spectrum Clock Generation and LVDS VOD Select)
SERIALIZER – DS92LV0411
DESERIALIZER – DS92LV0412
All trademarks are the property of their respective owners.
The DS92LV0411 (serializer) and DS92LV0412 (deserializer) chipset translates a Channel Link LVDS video interface (4 LVDS Data + LVDS Clock) into a high-speed serialized interface over a single CML pair.
The DS92LV0411/DS92LV0412 enables applications that currently use the popular Channel Link or Channel Link style devices to seamlessly upgrade to an embedded clock interface to reduce interconnect cost or ease design challenges. The parallel LVDS interface also reduces FPGA I/O pins, board trace count and alleviates EMI issues, when compared to traditional single-ended wide bus interfaces.
Programmable transmit de-emphasis, receive equalization, on-chip scrambling and DC balancing enables longer distance transmission over lossy cables and backplanes. The Deserializer automatically locks to incoming data without an external reference clock or special sync patterns, providing easy “plug-and-go” operation.
The DS92LV0411 and DS92LV0412 are programmable though an I2C interface as well as by pins. A built-in AT-SPEED BIST feature validates link integrity and may be used for system diagnostics.
The DS92LV0411 and DS92LV0412 can be used interchangeably with the DS92LV2411 or DS92LV2412. This allows designers the flexibility to connect to the host device and receiving devices with different interface types, LVDS or LVCMOS.
기술 자료
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | DS92LV0411/12 5 - 50MHz Ch Link II SER/DES with LVDS Parallel Interface datasheet (Rev. B) | 2013/04/16 | |
| Application note | High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs | 2018/11/09 | ||
| Application note | DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E) | 2013/04/29 | ||
| User guide | LV04EVK01 Channel Link to Channel Link II Converter Evaluation Kit | 2012/02/01 | ||
| Design guide | Channel Link II Design Guide | 2011/01/21 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| WQFN (NJK) | 36 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.