SN65HVD1794
- Bus-Pin Fault Protection to > ±70 V
- Cable Invert Function Allows Correction for Reversed Bus Pins
- Common-Mode Voltage Range (–20 V to 25 V) More Than Doubles TIA/EIA
485 Requirement - Bus I/O Protection
- ±16 kV JEDEC HBM Protection
- Reduced Unit Load for Up to 256 Nodes
- Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions
- Low Power Consumption
- ICC 5 mA Quiescent During Operation
- Power-Up, Power-Down Glitch-Free Operation
These devices are designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. They are also robust to ESD events, with high levels of protection to human-body model specifications.
These devices combine a differential driver and a differential receiver, which operate from a single power supply. The driver differential outputs and the receiver differential inputs are connected internally to for a bus port suitable for half-duplex (two-wire bus) communication. A cable invert pin (INV) allows active correction of mis-wires that may occur during installation. Upon detecting communication errors, the user can apply a logic HIGH to the INV pin, effectively inverting the polarity of the differential bus port, thereby correcting for the reversed bus wires.
These devices feature a wide common-mode voltage range, making them suitable for multi-point applications over long cable runs. These devices are characterized from –40°C to 105°C.
For similar features with 3.3 V supply operation, see the SN65HVD1781 (SLLS877).
기술 자료
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | 70-V Fault-Protected RS-485 Transceivers with Cable Invert datasheet (Rev. A) | 2012/09/28 | |
EVM User's guide | RS-485 Half-Duplex EVM User's Guide (Rev. C) | PDF | HTML | 2021/09/01 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
RS485-FL-DPLX-EVM — RS-485 풀 듀플렉스 평가 모듈
The RS-485 full-duplex evaluation module (EVM) helps designers evaluate device performance, supporting fast development and analysis of data transmission systems using any of the SN65HVD147x, SN65HVD179x, SN65HVD3x, SN65HVD5x and SN65HVD7x full-duplex transceivers in a 14-pin D package. The (...)
RS485-HF-DPLX-EVM — RS-485 하프 듀플렉스 평가 모듈
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
SOIC (D) | 8 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.