인터페이스 RS-485 및 RS-422 트랜시버

SN65LBC182

활성

반이중, 15kV ESD, 1/4 UL 트랜시버

제품 상세 정보

Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 5 Signaling rate (max) (Mbps) 0.25 IEC 61000-4-2 contact (±V) 8000 Fault protection (V) -10 to 15 Common-mode range (V) -7 to 12 Number of nodes 128 Features IEC ESD protection Isolated No Supply current (max) (µA) 30000 Rating Catalog Operating temperature range (°C) -40 to 85
Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 5 Signaling rate (max) (Mbps) 0.25 IEC 61000-4-2 contact (±V) 8000 Fault protection (V) -10 to 15 Common-mode range (V) -7 to 12 Number of nodes 128 Features IEC ESD protection Isolated No Supply current (max) (µA) 30000 Rating Catalog Operating temperature range (°C) -40 to 85
PDIP (P) 8 92.5083 mm² 9.81 x 9.43 SOIC (D) 8 29.4 mm² 4.9 x 6
  • One-fourth unit load allows up to 128 devices on a bus
  • Meets or exceeds the requirements of ANSI standard TIA/EIA-485-A and ISO 8482: 1987(E)
  • Controlled driver output-voltage slew rates allow longer cable stub lengths
  • Designed for signaling rates.
    • The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second) up to 250 kbps
  • Low disabled supply current: 250-µA maximum
  • Thermal shutdown protection
  • Open-circuit fail-safe receiver design
  • Receiver input hysteresis: 70-mV typical
  • Glitch-free power-up and power-down protection
  • One-fourth unit load allows up to 128 devices on a bus
  • Meets or exceeds the requirements of ANSI standard TIA/EIA-485-A and ISO 8482: 1987(E)
  • Controlled driver output-voltage slew rates allow longer cable stub lengths
  • Designed for signaling rates.
    • The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second) up to 250 kbps
  • Low disabled supply current: 250-µA maximum
  • Thermal shutdown protection
  • Open-circuit fail-safe receiver design
  • Receiver input hysteresis: 70-mV typical
  • Glitch-free power-up and power-down protection

The SN65LBC182 and SN75LBC182 are differential data line transceivers with a high level of ESD protection in the trade-standard footprint of the SN75176. They are designed for balanced transmission lines and meet ANSI standard TIA/EIA-485-A and ISO 8482. The SN65LBC182 and SN75LBC182 combine a 3-state, differential line driver and differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be externally connected together to function as a direction control.

The driver outputs and the receiver inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus. This port operates over a wide range of common-mode voltage, making the device suitable for party-line applications. The device also includes additional features for party-line data buses in electrically noisy environment applications such as industrial process control or power inverters.

The SN75LBC182 and SN65LBC182 bus pins also exhibit a high input resistance equivalent to one-fourth unit load allowing connection of up to 128 similar devices on the bus. The high ESD tolerance protects the device for cabled connections. (For an even higher level of protection, see the SN65/75LBC184, literature number SLLS236.)

The differential driver design incorporates slew-rate-controlled outputs sufficient to transmit data up to 250 kbps. Slew-rate control allows longer unterminated cable runs and longer stub lengths from the main backbone than possible with uncontrolled voltage transitions. The receiver design provides a fail-safe output of a high level when the inputs are left floating (open circuit). Very low device supply current can be achieved by disabling the driver and the receiver.

The SN65LBC182 is characterized for operation from −40°C to 85°C, and the SN75LBC182 is characterized for operation from 0°C to 70°C.

The SN65LBC182 and SN75LBC182 are differential data line transceivers with a high level of ESD protection in the trade-standard footprint of the SN75176. They are designed for balanced transmission lines and meet ANSI standard TIA/EIA-485-A and ISO 8482. The SN65LBC182 and SN75LBC182 combine a 3-state, differential line driver and differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be externally connected together to function as a direction control.

The driver outputs and the receiver inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus. This port operates over a wide range of common-mode voltage, making the device suitable for party-line applications. The device also includes additional features for party-line data buses in electrically noisy environment applications such as industrial process control or power inverters.

The SN75LBC182 and SN65LBC182 bus pins also exhibit a high input resistance equivalent to one-fourth unit load allowing connection of up to 128 similar devices on the bus. The high ESD tolerance protects the device for cabled connections. (For an even higher level of protection, see the SN65/75LBC184, literature number SLLS236.)

The differential driver design incorporates slew-rate-controlled outputs sufficient to transmit data up to 250 kbps. Slew-rate control allows longer unterminated cable runs and longer stub lengths from the main backbone than possible with uncontrolled voltage transitions. The receiver design provides a fail-safe output of a high level when the inputs are left floating (open circuit). Very low device supply current can be achieved by disabling the driver and the receiver.

The SN65LBC182 is characterized for operation from −40°C to 85°C, and the SN75LBC182 is characterized for operation from 0°C to 70°C.

다운로드 스크립트와 함께 비디오 보기 동영상

관심 가지실만한 유사 제품

open-in-new 대안 비교
비교 대상 장치와 동일한 기능을 지원하는 핀 대 핀
THVD1419 활성 서지 보호를 지원하는 3.3V~5V RS-485 트랜시버 Pin-to-pin device that offers integrated IEC surge (2.5-kV), IEC ESD protection (8-kV contact discharge), IEC EFT (4-kV noise immunity), and extended common vol
THVD2410 활성 IEC ESD를 지원하는 ±70V 고장 방지 3.3V~5V RS-485 트랜시버 Pin-to-pin device that offers integrated ±70-V fault-protection, IEC ESD protection (12-kV contact discharge), IEC EFT (4-kV noise immunity), and extended comm

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
4개 모두 보기
유형 직함 날짜
* Data sheet SNx5LBC182 Differential Bus Transceiver datasheet (Rev. B) PDF | HTML 2023/10/19
EVM User's guide RS-485 Half-Duplex EVM User's Guide (Rev. C) PDF | HTML 2021/09/01
Application note RS-485 for E-Meter Applications (Rev. A) 2004/08/06
Application note The RS-485 Unit Load and Maximum Number of Bus Connections 2004/03/15

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

RS485-HF-DPLX-EVM — RS-485 하프 듀플렉스 평가 모듈

The RS-485 half-duplex evaluation module (EVM) helps designers evaluate device performance, supporting fast development and analysis of data-transmission systems using any of the SN65HVD1x, SN65HVD2x, SN65HVD7x, SN65HVD8x and SN65HVD96 half-duplex transceivers. The EVM board comes without the (...)
사용 설명서: PDF | HTML
TI.com에서 구매 불가
시뮬레이션 모델

SN65LBC182 IBIS Model

SLLC076.ZIP (4 KB) - IBIS Model
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
패키지 CAD 기호, 풋프린트 및 3D 모델
PDIP (P) 8 Ultra Librarian
SOIC (D) 8 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상